

ARM[®] Compiler

Version 6.7

Migration and Compatibility Guide

ARM[®]

ARM® Compiler

Migration and Compatibility Guide

Copyright © 2014–2017 ARM Limited or its affiliates. All rights reserved.

Release Information

Document History

Issue	Date	Confidentiality	Change
A	14 March 2014	Non-Confidential	ARM Compiler v6.00 Release
B	15 December 2014	Non-Confidential	ARM Compiler v6.01 Release
C	30 June 2015	Non-Confidential	ARM Compiler v6.02 Release
D	18 November 2015	Non-Confidential	ARM Compiler v6.3 Release
E	24 February 2016	Non-Confidential	ARM Compiler v6.4 Release
F	29 June 2016	Non-Confidential	ARM Compiler v6.5 Release
G	04 November 2016	Non-Confidential	ARM Compiler v6.6 Release
0607-00	05 April 2017	Non-Confidential	ARM Compiler v6.7 Release. Document numbering scheme has changed.

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to ARM’s customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow ARM’s trademark usage guidelines at <http://www.arm.com/about/trademark-usage-guidelines.php>

Copyright © 2014–2017, ARM Limited or its affiliates. All rights reserved.

ARM Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Unrestricted Access is an ARM internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Web Address

<http://www.arm.com>

Contents

ARM® Compiler Migration and Compatibility Guide

	Preface	
	<i>About this book</i>	10
Chapter 1	Configuration and Support Information	
	1.1 <i>Support level definitions</i>	1-13
	1.2 <i>Compiler configuration information</i>	1-16
Chapter 2	Migrating from armcc to armclang	
	2.1 <i>Migration of compiler command-line options from ARM Compiler 5 to ARM Compiler 6</i>	2-18
	2.2 <i>Command-line options for preprocessing assembly source code</i>	2-24
	2.3 <i>Migrating architecture and processor names for command-line options</i>	2-25
Chapter 3	Compiler Source Code Compatibility	
	3.1 <i>Language extension compatibility: keywords</i>	3-32
	3.2 <i>Language extension compatibility: attributes</i>	3-34
	3.3 <i>Language extension compatibility: pragmas</i>	3-36
	3.4 <i>Language extension compatibility: intrinsics</i>	3-39
	3.5 <i>Diagnostics for pragma compatibility</i>	3-42
	3.6 <i>C and C++ implementation compatibility</i>	3-44
	3.7 <i>Compatibility of C++ objects</i>	3-46

Chapter 4

Migrating from *armasm* to the *armclang* integrated assembler

4.1	<i>Migration of assembler command-line options from <i>armasm</i> to the <i>armclang</i> integrated assembler</i>	4-50
4.2	<i>Overview of differences between ARM and GNU syntax assembly code</i>	4-55
4.3	<i>Comments</i>	4-57
4.4	<i>Labels</i>	4-58
4.5	<i>Numeric local labels</i>	4-59
4.6	<i>Functions</i>	4-61
4.7	<i>Sections</i>	4-62
4.8	<i>Symbol naming rules</i>	4-64
4.9	<i>Numeric literals</i>	4-65
4.10	<i>Operators</i>	4-66
4.11	<i>Alignment</i>	4-67
4.12	<i>PC-relative addressing</i>	4-68
4.13	<i>A32 and T32 instruction substitutions</i>	4-69
4.14	<i>A32 and T32 pseudo-instructions</i>	4-71
4.15	<i>Conditional directives</i>	4-72
4.16	<i>Data definition directives</i>	4-73
4.17	<i>Instruction set directives</i>	4-74
4.18	<i>Miscellaneous directives</i>	4-75
4.19	<i>Symbol definition directives</i>	4-76
4.20	<i>Migration of <i>armasm</i> macros to integrated assembler macros</i>	4-77

List of Figures

ARM® Compiler Migration and Compatibility Guide

<i>Figure 1-1</i>	<i>Integration boundaries in ARM Compiler 6.</i>	<i>1-14</i>
-------------------	---	-------------

List of Tables

ARM® Compiler Migration and Compatibility Guide

Table 1-1	<i>FlexNet versions</i>	1-16
Table 2-1	<i>Comparison of compiler command-line options in ARM Compiler 5 and ARM Compiler 6</i> ...	2-18
Table 2-2	<i>Architecture selection in ARM Compiler 5 and ARM Compiler 6</i>	2-25
Table 2-3	<i>Processor selection in ARM Compiler 5 and ARM Compiler 6</i>	2-26
Table 3-1	<i>Keyword language extensions in ARM Compiler 5 and ARM Compiler 6</i>	3-32
Table 3-2	<i>Support for <code>__declspec</code> attributes</i>	3-34
Table 3-3	<i>Migrating <code>__attribute__((at(address)))</code> and zero-initialized <code>__attribute__((section("name")))</code></i> ...	3-35
Table 3-4	<i>Pragma language extensions that must be replaced</i>	3-36
Table 3-5	<i>Compiler intrinsic support in ARM Compiler 6</i>	3-39
Table 3-6	<i>Pragma diagnostics</i>	3-42
Table 3-7	<i>C and C++ implementation detail differences</i>	3-44
Table 4-1	<i>Comparison of command-line options in <code>armasm</code> and the <code>armclang</code> integrated assembler</i> ..	4-50
Table 4-2	<i>Operator translation</i>	4-66
Table 4-3	<i>A32 and T32 instruction substitutions supported by <code>armasm</code></i>	4-69
Table 4-4	<i>A32 and T32 pseudo-instruction migration</i>	4-71
Table 4-5	<i>Conditional directive translation</i>	4-72
Table 4-6	<i>Data definition directives translation</i>	4-73
Table 4-7	<i>Instruction set directives translation</i>	4-74
Table 4-8	<i>Miscellaneous directives translation</i>	4-75
Table 4-9	<i>Symbol definition directives translation</i>	4-76
Table 4-10	<i>Comparison of macro directive features provided by <code>armasm</code> and the <code>armclang</code> integrated assembler</i>	4-77

Table 4-11	<i>NOT EQUALS assertion</i>	4-79
Table 4-12	<i>Unsigned integer division macro</i>	4-80
Table 4-13	<i>Assembly-time diagnostics macro</i>	4-81
Table 4-14	<i>Conditional loop macro</i>	4-83

Preface

This preface introduces the *ARM® Compiler Migration and Compatibility Guide*.

It contains the following:

- [About this book on page 10.](#)

About this book

The ARM® Compiler Migration and Compatibility Guide provides migration and compatibility information for users moving from older versions of ARM Compiler to ARM Compiler 6.

Using this book

This book is organized into the following chapters:

Chapter 1 Configuration and Support Information

Summarizes the support levels, and locales and FlexNet versions supported by the ARM® compilation tools.

Chapter 2 Migrating from armcc to armclang

Compares ARM Compiler 6 command-line options to older versions of ARM Compiler.

Chapter 3 Compiler Source Code Compatibility

Provides details of source code compatibility between ARM Compiler 6 and older armcc compiler versions.

Chapter 4 Migrating from armasm to the armclang integrated assembler

Describes how to migrate assembly code from the legacy ARM syntax (used by armasm) to GNU syntax (used by armclang).

Glossary

The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM meaning differs from the generally accepted meaning.

See the *ARM Glossary* for more information.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

monospace

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

monospace italic

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

monospace bold

Denotes language keywords when used outside example code.

<and>

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

```
MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2>
```

SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the *ARM Glossary*. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Feedback

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title *ARM Compiler Migration and Compatibility Guide*.
- The number ARM 100068_0607_00_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.

Note

ARM tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

Other information

- [ARM Developer](#).
- [ARM Information Center](#).
- [ARM Technical Support Knowledge Articles](#).
- [Support and Maintenance](#).
- [ARM Glossary](#).

Chapter 1

Configuration and Support Information

Summarizes the support levels, and locales and FlexNet versions supported by the ARM® compilation tools.

It contains the following sections:

- [1.1 Support level definitions](#) on page 1-13.
- [1.2 Compiler configuration information](#) on page 1-16.

1.1 Support level definitions

This describes the levels of support for various ARM Compiler 6 features.

ARM Compiler 6 is built on Clang and LLVM technology. Therefore it has more functionality than the set of product features described in the documentation. The following definitions clarify the levels of support and guarantees on functionality that are expected from these features.

ARM welcomes feedback regarding the use of all ARM Compiler 6 features, and endeavors to support users to a level that is appropriate for that feature. You can contact support at <http://www.arm.com/support>.

Identification in the documentation

All features that are documented in the ARM Compiler 6 documentation are product features, except where explicitly stated. The limitations of non-product features are explicitly stated.

Product features

Product features are suitable for use in a production environment. The functionality is well-tested, and is expected to be stable across feature and update releases.

- ARM endeavors to give advance notice of significant functionality changes to product features.
- If you have a support and maintenance contract, ARM provides full support for use of all product features.
- ARM welcomes feedback on product features.
- Any issues with product features that ARM encounters or is made aware of are considered for fixing in future versions of ARM Compiler.

In addition to fully supported product features, some product features are only alpha or beta quality.

Beta product features

Beta product features are implementation complete, but have not been sufficiently tested to be regarded as suitable for use in production environments.

Beta product features are indicated with [BETA].

- ARM endeavors to document known limitations on beta product features.
- Beta product features are expected to eventually become product features in a future release of ARM Compiler 6.
- ARM encourages the use of beta product features, and welcomes feedback on them.
- Any issues with beta product features that ARM encounters or is made aware of are considered for fixing in future versions of ARM Compiler.

Alpha product features

Alpha product features are not implementation complete, and are subject to change in future releases, therefore the stability level is lower than in beta product features.

Alpha product features are indicated with [ALPHA].

- ARM endeavors to document known limitations of alpha product features.
- ARM encourages the use of alpha product features, and welcomes feedback on them.
- Any issues with alpha product features that ARM encounters or is made aware of are considered for fixing in future versions of ARM Compiler.

Community features

ARM Compiler 6 is built on LLVM technology and preserves the functionality of that technology where possible. This means that there are additional features available in ARM Compiler that are not listed in the documentation. These additional features are known as community features. For information on these community features, see the [documentation for the Clang/LLVM project](#).

Where community features are referenced in the documentation, they are indicated with [COMMUNITY].

- ARM makes no claims about the quality level or the degree of functionality of these features, except when explicitly stated in this documentation.
- Functionality might change significantly between feature releases.
- ARM makes no guarantees that community features will remain functional across update releases, although changes are expected to be unlikely.

Some community features might become product features in the future, but ARM provides no roadmap for this. ARM is interested in understanding your use of these features, and welcomes feedback on them. ARM supports customers using these features on a best-effort basis, unless the features are unsupported. ARM accepts defect reports on these features, but does not guarantee that these issues will be fixed in future releases.

Guidance on use of community features

There are several factors to consider when assessing the likelihood of a community feature being functional:

- The following figure shows the structure of the ARM Compiler 6 toolchain:




Figure 1-1 Integration boundaries in ARM Compiler 6.

The dashed boxes are toolchain components, and any interaction between these components is an integration boundary. Community features that span an integration boundary might have significant limitations in functionality. The exception to this is if the interaction is codified in one of the standards supported by ARM Compiler 6. See [Application Binary Interface \(ABI\) for the ARM®](#)

Architecture. Community features that do not span integration boundaries are more likely to work as expected.

- Features primarily used when targeting hosted environments such as Linux or BSD might have significant limitations, or might not be applicable, when targeting bare-metal environments.
- The Clang implementations of compiler features, particularly those that have been present for a long time in other toolchains, are likely to be mature. The functionality of new features, such as support for new language features, is likely to be less mature and therefore more likely to have limited functionality.

Unsupported features

With both the product and community feature categories, specific features and use-cases are known not to function correctly, or are not intended for use with ARM Compiler 6.

Limitations of product features are stated in the documentation. ARM cannot provide an exhaustive list of unsupported features or use-cases for community features. The known limitations on community features are listed in [Community features on page 1-13](#).

List of known unsupported features

The following is an incomplete list of unsupported features, and might change over time:

- The Clang option `-stdlib=libstdc++` is not supported.
- C++ static initialization of local variables is not thread-safe when linked against the standard C++ libraries. For thread-safety, you must provide your own implementation of thread-safe functions as described in [Standard C++ library implementation definition](#).

————— **Note** —————

This restriction does not apply to the [ALPHA]-supported multi-threaded C++ libraries. Contact the ARM Support team for more details.

- Use of C11 library features is unsupported.
- Any community feature that exclusively pertains to non-ARM architectures is not supported by ARM Compiler 6.
- Compilation for targets that implement architectures older than ARMv7 or ARMv6-M is not supported.

1.2 Compiler configuration information

Summarizes the locales and FlexNet versions supported by the ARM compilation tools.

FlexNet versions in the compilation tools

Different versions of ARM Compiler support different versions of FlexNet.

The FlexNet versions in the compilation tools are:

Table 1-1 FlexNet versions

Compilation tools version	Windows	Linux
ARM Compiler 6.01 and later	11.12.1.0	11.12.1.0
ARM Compiler 6.00	11.10.1.0	11.10.1.0

Locale support in the compilation tools

ARM Compiler only supports the English locale.

Related information

[ARM DS-5 License Management Guide.](#)

Chapter 2

Migrating from armcc to armclang

Compares ARM Compiler 6 command-line options to older versions of ARM Compiler.

It contains the following sections:

- [2.1 Migration of compiler command-line options from ARM Compiler 5 to ARM Compiler 6](#) on page 2-18.
- [2.2 Command-line options for preprocessing assembly source code](#) on page 2-24.
- [2.3 Migrating architecture and processor names for command-line options](#) on page 2-25.

2.1 Migration of compiler command-line options from ARM Compiler 5 to ARM Compiler 6

ARM Compiler 6 provides many command-line options, including most Clang command-line options and several ARM-specific options.

————— **Note** —————

This topic includes descriptions of [COMMUNITY] features. See [Support level definitions on page 1-13](#).

The following table describes the most common ARM Compiler 5 command-line options, and shows the equivalent options for ARM Compiler 6.

Additional information about command-line options is available:

- The *armclang Reference Guide* provides more detail about a number of command-line options.
- For a full list of Clang command-line options, see the Clang and LLVM documentation.

Table 2-1 Comparison of compiler command-line options in ARM Compiler 5 and ARM Compiler 6

ARM Compiler 5 option	ARM Compiler 6 option	Description
--allow_fpreg_for_nonfpdata, --no_allow_fpreg_for_nonfpdata	[COMMUNITY] -mimplicit-float, -mno-implicit-float	Enables or disables the use of VFP and SIMD registers and data transfer instructions for non-VFP and non-SIMD data.
--apcs=/nointerwork	No equivalent.	Disables interworking between A32 and T32 code. Interworking is always enabled in ARM Compiler 6.
--apcs=/ropi --apcs=/noropi	-fropi -fno-ropi	Enables or disables the generation of Read-Only Position-Independent (ROPI) code.
--apcs=/rwpi --apcs=/norwpi	-frwpi -fno-rwpi	Enables or disables the generation of Read/Write Position-Independent (RWPI) code.
--arm	-marm	Targets the A32 instruction set. The compiler is permitted to generate both A32 and T32 code, but recognizes that A32 code is preferred.
--arm_only	No equivalent.	Enforces A32 instructions only. The compiler does not generate T32 instructions.
--asm	-save-temps	Instructs the compiler to generate intermediate assembly files as well as object files.
-c	-c	Performs the compilation step, but not the link step.
--c90	-xc -std=c90	Enables the compilation of C90 source code. -xc is a positional argument and only affects subsequent input files on the command-line. It is also only required if the input files do not have the appropriate file extension.
--c99	-xc -std=c99	Enables the compilation of C99 source code. -xc is a positional argument and only affects subsequent input files on the command-line. It is also only required if the input files do not have the appropriate file extension.

Table 2-1 Comparison of compiler command-line options in ARM Compiler 5 and ARM Compiler 6 (continued)

ARM Compiler 5 option	ARM Compiler 6 option	Description
--cpp	-xc++ -std=c++03	Enables the compilation of C++03 source code. -xc++ is a positional argument and only affects subsequent input files on the command-line. It is also only required if the input files do not have the appropriate file extension. The default C++ language standard is different between ARM Compiler 5 and ARM Compiler 6.
--cpp11	-xc++ -std=c++11	Enables the compilation of C++11 source code. -xc++ is a positional argument and only affects subsequent input files on the command-line. The default C++ language standard is different between ARM Compiler 5 and ARM Compiler 6.
--cpp_compat	No equivalent.	Compiles C++ code to maximize binary compatibility.
--cpu 8-A.32	--target=arm-arm-none-eabi -march=armv8-a	Targets ARMv8-A, AArch32 state.
--cpu 8-A.64	--target=aarch64-arm-none-eabi	Targets ARMv8-A AArch64 state. (Implies -march=armv8-a if -mcpu is not specified.)
--cpu 7-A	--target=arm-arm-none-eabi -march=armv7-a	Targets the ARMv7-A architecture.
--cpu=Cortex-M4	--target=arm-arm-none-eabi -mcpu=cortex-m4	Targets the Cortex-M4 processor.
--cpu=Cortex-A15	--target=arm-arm-none-eabi -mcpu=cortex-a15	Targets the Cortex A15 processor.
-D	-D	Defines a preprocessing macro.
--depend	-MF	Specifies a filename for the makefile dependency rules.
--depend_dir	No equivalent. Use -MF to specify each dependency file individually.	Specifies the directory for dependency output files.
--depend_format=unix_escaped		Dependency file entries use UNIX-style path separators and escapes spaces with \. This is the default in ARM Compiler 6.
--depend_target	-MT	Changes the target name for the makefile dependency rule.
--diag_error	-Werror	Turn compiler warnings into errors.
--diag_suppress=foo	-Wno-foo	Suppress warning message <i>foo</i> . The error or warning codes might be different between ARM Compiler 5 and ARM Compiler 6.
-E	-E	Executes only the preprocessor step.

Table 2-1 Comparison of compiler command-line options in ARM Compiler 5 and ARM Compiler 6 (continued)

ARM Compiler 5 option	ARM Compiler 6 option	Description
--enum_is_int	-fno-short-enums, -fshort-enums	Sets the minimum size of an enumeration type. By default ARM Compiler 5 does not set a minimum size. By default ARM Compiler 6 uses -fno-short-enums to set the minimum size to 32-bit.
--forceline	No equivalent.	Forces aggressive inlining of functions. ARM Compiler 6 automatically decides whether to inline functions depending on the optimization level.
--fpmode=std	-ffp-mode=std	Provides IEEE-compliant code with no IEEE exceptions, NaNs, and Infinities. Denormals are sign preserving. This is the default.
--fpmode=fast	-ffp-mode=fast	Similar to the default behavior, but also performs aggressive floating-point optimizations and therefore it is not IEEE-compliant.
--fpmode=ieee_full	-ffp-mode=full	Provides full IEEE support, including exceptions.
--fpmode=ieee_fixed --fpmode=ieee_no_fenv	There are no supported equivalent options.	There might be community features that provide these IEEE floating-point modes.
--fpu For example --fpu=fpv5_d16	-mfpu For example -mfpu=fpv5-d16	Specifies the target FPU architecture. _____ Note _____ --fpu=none checks the source code for floating-point operations, and if any are found it produces an error. -mfpu=none prevents the compiler from using hardware-based floating-point functions. If the compiler encounters floating-point types in the source code, it uses software-based floating-point library functions. _____ The option values might be different. For example fpv5_d16 in ARM Compiler 5 is equivalent to fpv5-d16 in ARM Compiler 6, and targets the Fpv5-D16 floating-point extension.
-I	-I	Adds the specified directories to the list of places that are searched to find included files.
--ignore_missing_headers	-MG	Prints dependency lines for header files even if the header files are missing.
--inline	Default at -O2 and -O3.	There is no equivalent of the --inline option. ARM Compiler 6 automatically decides whether to inline functions at optimization levels -O2 and -O3.
-J	-isystem	Adds the specified directories to the list of places that are searched to find included system header files.
-L	-Xlinker	Specifies command-line options to pass to the linker when a link step is being performed after compilation.

Table 2-1 Comparison of compiler command-line options in ARM Compiler 5 and ARM Compiler 6 (continued)

ARM Compiler 5 option	ARM Compiler 6 option	Description
--licretry	No equivalent.	There is no equivalent of the --licretry option. The ARM Compiler 6 tools automatically retry failed attempts to obtain a license.
--list_macros	-E -dM	List all the macros that are defined at the end of the translation unit, including the predefined macros.
--littleend	-mlittle-endian	Generates code for little-endian data.
--lower_ropi, --no_lower_ropi	-fropi-lowering, -fno-ropi-lowering	Enables or disables less restrictive C when generating Read-Only Position-Independent (ROPI) code. <p style="text-align: center;">————— Note —————</p> In ARM Compiler 5, when --acps=/ropi is specified, --lower_ropi is not switched on by default. In ARM Compiler 6, when -fropi is specified, -fropi-lowering is switched on by default.
--lower_rwpi, --no_lower_rwpi	-frwpi-lowering, -fno-rwpi-lowering	Enables or disables less restrictive C when generating Read-Write Position-Independent (RWPI) code.
-M	-M	Instructs the compiler to produce a list of makefile dependency lines suitable for use by a make utility.
--md	-MD	Creates makefile dependency files, including the system header files. In ARM Compiler 5, this is equivalent to --md --depend_system_headers.
--md --no_depend_system_headers	-MMD	Creates makefile dependency files, without the system header files.
--mm	-MM	Creates a single makefile dependency file, without the system header files. In ARM Compiler 5, this is equivalent to -M --no_depend_system_headers.
--no_exceptions	-fno-exceptions	Disables the generation of code needed to support C++ exceptions.
-o	-o	Specifies the name of the output file.
-Onum	-Onum	Specifies the level of optimization to be used when compiling source files. The default for ARM Compiler 5 is -O2. The default for ARM Compiler 6 is -O0. For debug view in ARM Compiler 6, ARM recommends -O1 rather than -O0 for best trade-off between image size, performance, and debug.
-Ospace	-Oz / -Os	Performs optimizations to reduce image size at the expense of a possible increase in execution time.
-Otime	This is the default.	Performs optimizations to reduce execution time at the expense of a possible increase in image size. There is no equivalent of the -Otime option. ARM Compiler 6 optimizes for execution time by default, unless you specify the -Os or -Oz options.

Table 2-1 Comparison of compiler command-line options in ARM Compiler 5 and ARM Compiler 6 (continued)

ARM Compiler 5 option	ARM Compiler 6 option	Description
--phony_targets	-MP	Emits dummy makefile rules.
--preinclude	-include	Include the source code of a specified file at the beginning of the compilation.
--relaxed_ref_def	-fcommon	Places zero-initialized definitions in a common block.
-S	-S	Outputs the disassembly of the machine code generated by the compiler. The output from this option differs between releases. Older ARM Compiler versions produce output with <code>armasm</code> syntax while ARM Compiler 6 produces output with GNU syntax.
--show_cmdline	-v	Shows how the compiler processes the command-line. The commands are shown normalized, and the contents of any via files are expanded.
--split_ldm	-fno-ldm-stm	Disables the generation of LDM and STM instructions. Note that while the <code>armcc --split_ldm</code> option limits the size of generated LDM/STM instructions, the <code>armclang -fno-ldm-stm</code> option disables the generation of LDM and STM instructions altogether.
--split_sections	-ffunction-sections	Generates one ELF section for each function in the source file. In ARM Compiler 6, <code>-ffunction-sections</code> is the default. Therefore, the merging of identical constants cannot be done by <code>armclang</code> . Instead, the merging is done by <code>armlink</code> .
--thumb	-mthumb	Targets the T32 instruction set.
--no_unaligned_access, --unaligned_access	-mno-unaligned-access, -munaligned-access	Enables or disables unaligned accesses to data on ARM processors.
--use_frame_pointer, --no_use_frame_pointer	-fno-omit-frame-pointer, -fomit-frame-pointer	Controls whether a register is used for storing stack frame pointers.
--vectorize --no_vectorize	-fvectorize -fno-vectorize	Enables or disables the generation of Advanced SIMD vector instructions directly from C or C++ code.
--via	@file	Reads an additional list of compiler options from a file.
--vla	No equivalent.	Support for variable length arrays. ARM Compiler 6 automatically supports variable length arrays in accordance to the language standard.
--vsn	--version	Displays version information and license details. In ARM Compiler 6 you can also use <code>--vsn</code> .
--wchar16, --wchar32	-fshort-wchar, -fno-short-wchar	Sets the size of <code>wchar_t</code> type. The default for ARM Compiler 5 is <code>--wchar16</code> . The default for ARM Compiler 6 is <code>-fno-short-wchar</code> .

Related information

ARM Compiler 6 Command-line Options.

Merging identical constants.

The LLVM Compiler Infrastructure Project.

2.2 Command-line options for preprocessing assembly source code

The functionality of the `--cpreproc` and `--cpreproc_opts` command-line options in the version of `armasm` supplied with ARM Compiler 6 is different from the options used in earlier versions of `armasm` to preprocess assembly source code.

If you are using `armasm` to assemble source code that requires the use of the preprocessor, you must use both the `--cpreproc` and `--cpreproc_opts` options together. Also:

- As a minimum, you must include the `armclang` options `--target` and either `-mcpu` or `-march` in `--cpreproc_opts`.
- The input assembly source must have an upper-case extension `.S`.

If you have existing source files, which require preprocessing, and that have the lower-case extension `.s`, then to avoid having to rename the files:

1. Perform the pre-processing step manually using the `armclang -x assembler-with-cpp` option.
2. Assemble the preprocessed file without using the `--cpreproc` and `--cpreproc_opts` options.

Example using `armclang -x`

This example shows the use of the `armclang -x` option.

```
armclang --target=aarch64-arm-none-eabi -march=armv8-a -x assembler-with-cpp -E test.s >
test_preproc.s
armasm --cpu=8-A.64 test_preproc.s
```

Example using `armasm --cpreproc_opts`

The options to the preprocessor in this example are `--cpreproc_opts=--target=arm-arm-none-eabi, -mcpu=cortex-a9, -D,DEF1, -D,DEF2`.

```
armasm --cpu=cortex-a9 --cpreproc --cpreproc_opts=--target=arm-arm-none-eabi, -mcpu=cortex-
a9, -D,DEF1, -D,DEF2 -I /path/to/includes1 -I /path/to/includes2 input.S
```

Note

Ensure that you specify compatible architectures in the `armclang` options `--target`, `-mcpu` or `-march`, and the `armasm --cpu` option.

Related information

[--cpreproc assembler option.](#)

[--cpreproc_opts assembler option.](#)

[Specifying a target architecture, processor, and instruction set.](#)

[-march armclang option.](#)

[-mcpu armclang option.](#)

[--target armclang option.](#)

[-x armclang option.](#)

[Preprocessing assembly code.](#)

2.3 Migrating architecture and processor names for command-line options

There are minor differences between the architecture and processor names that ARM Compiler 6 recognizes, and the names that ARM Compiler 5 recognizes. Within ARM Compiler 6, there are differences in the architecture and processor names that `armclang` recognizes and the names that `armasm`, `armlink`, and `fromelf` recognize. This topic shows the differences in the architecture and processor names for the different tools in ARM Compiler 5 and ARM Compiler 6.

The tables show the documented `--cpu` options in ARM Compiler 5 and their corresponding options for migrating your ARM Compiler 5 command-line options to ARM Compiler 6.

————— **Note** —————

The tables assume the default floating-point unit derived from the `--cpu` option in ARM Compiler 5. However, in ARM Compiler 6, `armclang` selects different defaults for floating-point unit (VFP) and Advanced SIMD. Therefore, the tables also show how to use the `armclang` `-mfloat-abi` and `-mfpu` options to be compatible with the default floating-point unit in ARM Compiler 5. The tables do not provide an exhaustive list.

Table 2-2 Architecture selection in ARM Compiler 5 and ARM Compiler 6

armcc, armlink, armasm, and fromelf option in ARM Compiler 5	armclang option in ARM Compiler 6	armlink, armasm, and fromelf option in ARM Compiler 6	Description
<code>--cpu=4</code>	Not supported	Not supported	ARMv4
<code>--cpu=4T</code>	Not supported	Not supported	ARMv4T
<code>--cpu=5T</code>	Not supported	Not supported	ARMv5T
<code>--cpu=5TE</code>	Not supported	Not supported	ARMv5TE
<code>--cpu=5TEJ</code>	Not supported	Not supported	ARMv5TEJ
<code>--cpu=6</code>	Not supported	Not supported	Generic ARMv6
<code>--cpu=6-K</code>	Not supported	Not supported	ARMv6-K
<code>--cpu=6-Z</code>	Not supported	Not supported	ARMv6-Z
<code>--cpu=6T2</code>	Not supported	Not supported	ARMv6T2
<code>--cpu=6-M</code>	<code>--target=arm-arm-none-eabi -march=armv6-m</code>	<code>--cpu=6-M</code>	ARMv6-M
<code>--cpu=6S-M</code>	<code>--target=arm-arm-none-eabi -march=armv6s-m</code>	<code>--cpu=6S-M</code>	ARMv6S-M

Table 2-2 Architecture selection in ARM Compiler 5 and ARM Compiler 6 (continued)

armcc, armlink, armasm, and fromelf option in ARM Compiler 5	armclang option in ARM Compiler 6	armlink, armasm, and fromelf option in ARM Compiler 6	Description
--cpu=7-A --cpu=7-A.security	--target=arm-arm-none-eabi -march=armv7-a -mfloat-abi=soft	--cpu=7-A.security	ARMv7-A without VFP and Advanced SIMD. In ARM Compiler 5, security extension is not enabled with --cpu=7-A but is enabled with --cpu=7-A.security. In ARM Compiler 6, armclang always enables the ARMv7-A TrustZone security extension with -march=armv7-a. However, armclang does not generate an SMC instruction unless you specify it with an intrinsic or inline assembly.
--cpu=7-R	--target=arm-arm-none-eabi -march=armv7-r -mfloat-abi=soft	--cpu=7-R	ARMv7-R without VFP and Advanced SIMD
--cpu=7-M	--target=arm-arm-none-eabi -march=armv7-m	--cpu=7-M	ARMv7-M
--cpu=7E-M	--target=arm-arm-none-eabi -march=armv7e-m -mfloat-abi=soft	--cpu=7E-M	ARMv7E-M

Table 2-3 Processor selection in ARM Compiler 5 and ARM Compiler 6

armcc, armlink, armasm, and fromelf option in ARM Compiler 5	armclang option in ARM Compiler 6	armlink, armasm, and fromelf option in ARM Compiler 6	Description
--cpu=Cortex-A5	--target=arm-arm-none-eabi -mcpu=cortex-a5 -mfloat-abi=soft	--cpu=Cortex-A5.no_neon.no_vfp	Cortex-A5 without Advanced SIMD and VFP
--cpu=Cortex-A5.neon	--target=arm-arm-none-eabi -mcpu=cortex-a5 -mfloat-abi=hard	--cpu=Cortex-A5	Cortex-A5 with Advanced SIMD and VFP
--cpu=Cortex-A5.vfp	--target=arm-arm-none-eabi -mcpu=cortex-a5 -mfloat-abi=hard -mfpu=vfpv4-d16	--cpu=Cortex-A5.no_neon	Cortex-A5 with VFP, without Advanced SIMD
--cpu=Cortex-A7	--target=arm-arm-none-eabi -mcpu=cortex-a7 -mfloat-abi=hard	--cpu=Cortex-A7	Cortex-A7 with Advanced SIMD and VFP
--cpu=Cortex-A7.no_neon.no_vfp	--target=arm-arm-none-eabi -mcpu=cortex-a7 -mfloat-abi=soft	--cpu=Cortex-A7.no_neon.no_vfp	Cortex-A7 without Advanced SIMD and VFP

Table 2-3 Processor selection in ARM Compiler 5 and ARM Compiler 6 (continued)

armcc, armlink, armasm, and fromelf option in ARM Compiler 5	armclang option in ARM Compiler 6	armlink, armasm, and fromelf option in ARM Compiler 6	Description
--cpu=Cortex-A7.no_neon	--target=arm-arm-none-eabi -mcpu=cortex-a7 -mfloat-abi=hard -mfpv4-d16	--cpu=Cortex-A7.no_neon	Cortex-A7 with VFP, without Advanced SIMD
--cpu=Cortex-A8	--target=arm-arm-none-eabi -mcpu=cortex-a8 -mfloat-abi=hard	--cpu=Cortex-A8	Cortex-A8 with VFP and Advanced SIMD
--cpu=Cortex-A8.no_neon	--target=arm-arm-none-eabi -mcpu=cortex-a8 -mfloat-abi=soft	--cpu=Cortex-A8.no_neon	Cortex-A8 without Advanced SIMD and VFP
--cpu=Cortex-A9	--target=arm-arm-none-eabi -mcpu=cortex-a9 -mfloat-abi=hard	--cpu=Cortex-A9	Cortex-A9 with Advanced SIMD and VFP
--cpu=Cortex-A9.no_neon.no_vfp	--target=arm-arm-none-eabi -mcpu=cortex-a9 -mfloat-abi=soft	--cpu=Cortex-A9.no_neon.no_vfp	Cortex-A9 without Advanced SIMD and VFP
--cpu=Cortex-A9.no_neon	--target=arm-arm-none-eabi -mcpu=cortex-a9 -mfloat-abi=hard -mfpv3-d16-fp16	--cpu=Cortex-A9.no_neon	Cortex-A9 with VFP but without Advanced SIMD
--cpu=Cortex-A12	--target=arm-arm-none-eabi -mcpu=cortex-a12 -mfloat-abi=hard	--cpu=Cortex-A12	Cortex-A12 with Advanced SIMD and VFP
--cpu=Cortex-A12.no_neon.no_vfp	--target=arm-arm-none-eabi -mcpu=cortex-a12 -mfloat-abi=soft	--cpu=Cortex-A12.no_neon.no_vfp	Cortex-A12 without Advanced SIMD and VFP
--cpu=Cortex-A15	--target=arm-arm-none-eabi -mcpu=cortex-a15 -mfloat-abi=hard	--cpu=Cortex-A15	Cortex-A15 with Advanced SIMD and VFP
--cpu=Cortex-A15.no_neon	--target=arm-arm-none-eabi -mcpu=cortex-a15 -mfloat-abi=hard -mfpv4-d16	--cpu=Cortex-A15.no_neon	Cortex-A15 with VFP, without Advanced SIMD
--cpu=Cortex-A15.no_neon.no_vfp	--target=arm-arm-none-eabi -mcpu=cortex-a15 -mfloat-abi=soft	--cpu=Cortex-A15.no_neon.no_vfp	Cortex-A15 without Advanced SIMD and VFP
--cpu=Cortex-A17	--target=arm-arm-none-eabi -mcpu=cortex-a17 -mfloat-abi=hard	--cpu=Cortex-A17	Cortex-A17 with Advanced SIMD and VFP
--cpu=Cortex-A17.no_neon.no_vfp	--target=arm-arm-none-eabi -mcpu=cortex-a17 -mfloat-abi=soft	--cpu=Cortex-A17.no_neon.no_vfp	Cortex-A17 without Advanced SIMD and VFP

Table 2-3 Processor selection in ARM Compiler 5 and ARM Compiler 6 (continued)

armcc, armlink, armasm, and fromelf option in ARM Compiler 5	armclang option in ARM Compiler 6	armlink, armasm, and fromelf option in ARM Compiler 6	Description
--cpu=Cortex-R4	--target=arm-arm-none-eabi -mcpu=cortex-r4	--cpu=Cortex-R4	Cortex-R4 without VFP
--cpu=Cortex-R4F	--target=arm-arm-none-eabi -mcpu=cortex-r4f -mfloat-abi=hard	--cpu=Cortex-R4F	Cortex-R4 with VFP
--cpu=Cortex-R5	--target=arm-arm-none-eabi -mcpu=cortex-r5 -mfloat-abi=soft	--cpu=Cortex-R5.no_vfp	Cortex-R5 without VFP
--cpu=Cortex-R5F	--target=arm-arm-none-eabi -mcpu=cortex-r5 -mfloat-abi=hard	--cpu=Cortex-R5	Cortex-R5 with double precision VFP
--cpu=Cortex-R5F-rev1.sp	--target=arm-arm-none-eabi -mcpu=cortex-r5 -mfloat-abi=hard -mfpv3xd	--cpu=Cortex-R5.sp	Cortex-R5 with single precision VFP
--cpu=Cortex-R7	--target=arm-arm-none-eabi -mcpu=cortex-r7 -mfloat-abi=hard	--cpu=Cortex-R7	Cortex-R7 with VFP
--cpu=Cortex-R7.no_vfp	--target=arm-arm-none-eabi -mcpu=cortex-r7 -mfloat-abi=soft	--cpu=Cortex-R7.no_vfp	Cortex-R7 without VFP
--cpu=Cortex-R8	--target=arm-arm-none-eabi -mcpu=cortex-r8 -mfloat-abi=hard	--cpu=Cortex-R8	Cortex-R8 with VFP
--cpu=Cortex-R8.no_vfp	--target=arm-arm-none-eabi -mcpu=cortex-r8 -mfloat-abi=soft	--cpu=Cortex-R8.no_vfp	Cortex-R8 without VFP
--cpu=Cortex-M0	--target=arm-arm-none-eabi -mcpu=cortex-m0	--cpu=Cortex-M0	Cortex-M0
--cpu=Cortex-M0plus	--target=arm-arm-none-eabi -mcpu=cortex-m0plus	--cpu=Cortex-M0plus	Cortex-M0+
--cpu=Cortex-M1	--target=arm-arm-none-eabi -mcpu=cortex-m1	--cpu=Cortex-M1	Cortex-M1
--cpu=Cortex-M3	--target=arm-arm-none-eabi -mcpu=cortex-m3	--cpu=Cortex-M3	Cortex-M3
--cpu=Cortex-M4	--target=arm-arm-none-eabi -mcpu=cortex-m4 -mfloat-abi=soft	--cpu=Cortex-M4.no_fp	Cortex-M4 without VFP
--cpu=Cortex-M4.fp	--target=arm-arm-none-eabi -mcpu=cortex-m4 -mfloat-abi=hard	--cpu=Cortex-M4	Cortex-M4 with VFP

Table 2-3 Processor selection in ARM Compiler 5 and ARM Compiler 6 (continued)

armcc, armlink, armasm, and fromelf option in ARM Compiler 5	armclang option in ARM Compiler 6	armlink, armasm, and fromelf option in ARM Compiler 6	Description
--cpu=Cortex-M7	--target=arm-arm-none-eabi -mcpu=cortex-m7 -mfloat-abi=soft	--cpu=Cortex-M7.no_fp	Cortex-M7 without VFP
--cpu=Cortex-M7.fp.dp	--target=arm-arm-none-eabi -mcpu=cortex-m7 -mfloat-abi=hard	--cpu=Cortex-M7	Cortex-M7 with double precision VFP
--cpu=Cortex-M7.fp.sp	--target=arm-arm-none-eabi -mcpu=cortex-m7 -mfloat-abi=hard -mfpv5-sp-d16	--cpu=Cortex-M7.fp.sp	Cortex-M7 with single precision VFP

Enabling or disabling architectural features in ARM® Compiler 6

ARM Compiler 6, by default, automatically enables or disables certain architectural features such as the floating-point unit, Advanced SIMD, and Cryptographic extensions depending on the specified architecture or processor. For a list of architectural features, see `-mcpu` in the *armclang Reference Guide*. You can override the defaults using other options.

For `armclang`:

- For AArch64 targets, you must use either `-march` or `-mcpu` to specify the architecture or processor and the required architectural features. You can use `+ [no]feature` with `-march` or `-mcpu` to override any architectural feature.
- For AArch32 targets, you must use either `-march` or `-mcpu` to specify the architecture or processor and the required architectural features. You can use `-mfloat-abi` to override floating-point linkage. You can use `-mfpv5` to override floating-point unit, Advanced SIMD, and Cryptographic extensions. You can use `+ [no]feature` with `-march` or `-mcpu` to override certain other architectural features.

For `armasm`, `armlink`, and `fromelf`, you must use the `--cpu` option to specify the architecture or processor and the required architectural features. You can use `--fpu` to override the floating-point unit and floating-point linkage. The `--cpu` option is not mandatory for `armlink` and `fromelf`, but is mandatory for `armasm`.

Note

- In ARM Compiler 5, if you use the `armcc --fpu=none` option, the compiler generates an error if it detects floating-point code. This behavior is different in ARM Compiler 6. If you use the `armclang -mfpv5=none` option, the compiler automatically uses software floating-point libraries if it detects any floating-point code. You cannot use the `armlink --fpu=none` option to link object files created using `armclang`.
- To link object files created using the `armclang -mfpv5=none` option, you must set `armlink --fpu` to an option that supports software floating-point linkage, for example `--fpu=SoftVFP`, rather than using `--fpu=none`.

Related information

[armclang -mcpu option.](#)

[armclang -march option.](#)

[armclang -mfloat-abi option.](#)

[armclang --mfpv5 option.](#)

[armclang --target option.](#)

armlink --cpu option.
armlink --fpu option.
fromelf --cpu option.
fromelf --fpu option.
armasm --cpu option.
armasm --fpu option.

Chapter 3

Compiler Source Code Compatibility

Provides details of source code compatibility between ARM Compiler 6 and older armcc compiler versions.

It contains the following sections:

- [3.1 Language extension compatibility: keywords](#) on page 3-32.
- [3.2 Language extension compatibility: attributes](#) on page 3-34.
- [3.3 Language extension compatibility: pragmas](#) on page 3-36.
- [3.4 Language extension compatibility: intrinsics](#) on page 3-39.
- [3.5 Diagnostics for pragma compatibility](#) on page 3-42.
- [3.6 C and C++ implementation compatibility](#) on page 3-44.
- [3.7 Compatibility of C++ objects](#) on page 3-46.

3.1 Language extension compatibility: keywords

ARM Compiler 6 provides support for some keywords that are supported in ARM Compiler 5.

————— **Note** —————

This topic includes descriptions of [COMMUNITY] features. See [Support level definitions on page 1-13](#).

The following table lists some of the commonly used keywords that are supported by ARM Compiler 5 and shows whether ARM Compiler 6 supports them using `__attribute__`. Replace any instances of these keywords in your code with the recommended alternative where available or use inline assembly instructions.

————— **Note** —————

This is not an exhaustive list of all keywords.

Table 3-1 Keyword language extensions in ARM Compiler 5 and ARM Compiler 6

Keyword supported by ARM Compiler 5	Recommended ARM Compiler 6 keyword or alternative
<code>__align(x)</code>	<code>__attribute__((aligned(x)))</code>
<code>__alignof__</code>	<code>__alignof__</code>
<code>__ALIGNOF__</code>	<code>__alignof__</code>
Embedded assembly using <code>__asm</code>	ARM Compiler 6 does not support the <code>__asm</code> keyword on function definitions and declarations for embedded assembly. Instead, you can write embedded assembly using the <code>__attribute__((naked))</code> function attribute. See __attribute__((naked)) .
<code>__const</code>	<code>__attribute__((const))</code>
<code>__attribute__((const))</code>	<code>__attribute__((const))</code>
<code>__forceinline</code>	<code>__attribute__((always_inline))</code>
<code>__global_reg</code>	Use inline assembler instructions or equivalent routine.
<code>__inline(x)</code>	<code>__inline__</code> . The use of this depends on the language mode.
<code>__int64</code>	No equivalent. However, you can use <code>long long</code> . When you use <code>long long</code> in C90 mode, the compiler gives: <ul style="list-style-type: none"> • a warning. • an error, if you also use <code>-pedantic-errors</code>.
<code>__INTADDR</code>	[COMMUNITY] None. There is community support for this as a Clang builtin.
<code>__irq</code>	<code>__attribute__((interrupt))</code> . This is not supported in AArch64.

Table 3-1 Keyword language extensions in ARM Compiler 5 and ARM Compiler 6 (continued)

Keyword supported by ARM Compiler 5	Recommended ARM Compiler 6 keyword or alternative
<code>__packed</code>	<p><code>__attribute__((packed))</code>. This provides limited functionality compared to <code>__packed</code>:</p> <ul style="list-style-type: none"> • The <code>__attribute__((packed))</code> variable attribute applies to members of a structure or union, but it does not apply to variables that are not members of a struct or union. • <code>__attribute__((packed))</code> is not a type qualifier. Taking the address of a packed member can result in unaligned pointers, and in most cases the compiler generates a warning. ARM recommends upgrading this warning to an error when migrating code that uses <code>__packed</code>. To upgrade the warning to error, use the <code>armclang</code> option <code>-Werror=name</code>. <p>The placement of the attribute is different from the placement of <code>__packed</code>. If your legacy code contains <code>typedef __packed struct</code>, then replace it with:</p> <pre>typedef struct __attribute__((packed))</pre>
<code>__pure</code>	<code>__attribute__((const))</code>
<code>__asmc</code>	Use inline assembler instructions or equivalent routine.
<code>__softfp</code>	<code>__attribute__((pcs("aapcs")))</code>
<code>__svc</code>	Use inline assembler instructions or equivalent routine.
<code>__svc_indirect</code>	Use inline assembler instructions or equivalent routine.
<code>__svc_indirect_r7</code>	Use inline assembler instructions or equivalent routine.
<code>__thread</code>	<code>__thread</code>
<code>__value_in_regs</code>	<code>__attribute__((value_in_regs))</code>
<code>__weak</code>	<code>__attribute__((weak))</code>
<code>__writeonly</code>	No equivalent.

————— **Note** —————

The `__const` keyword was supported by older versions of `armcc`. The equivalent for this keyword in ARM Compiler 5 and ARM Compiler 6 is `__attribute__((const))`.

Related references

- [3.6 C and C++ implementation compatibility on page 3-44.](#)
- [3.2 Language extension compatibility: attributes on page 3-34.](#)
- [3.3 Language extension compatibility: pragmas on page 3-36.](#)

Related information

-W.

3.2 Language extension compatibility: attributes

ARM Compiler 6 provides support for some function, variable, and type attributes that were supported in ARM Compiler 5. Other attributes are not supported, or have an alternate implementation.

The following attributes are supported by ARM Compiler 5 and ARM Compiler 6. These attributes do not require modification in your code:

- `__attribute__((aligned(x)))`
- `__attribute__((always_inline))`
- `__attribute__((const))`
- `__attribute__((deprecated))`
- `__attribute__((noinline))`
- `__declspec(noinline)`
- `__attribute__((nonnull))`
- `__attribute__((noreturn))`
- `__declspec(noreturn)`
- `__attribute__((nothrow))`
- `__declspec(nothrow)`
- `__attribute__((pcs("calling convention")))`
- `__attribute__((pure))`
- `__attribute__((section("name")))`

————— **Note** —————

Section names must be unique. You must not use the same section name for another section or symbol.

- `__attribute__((unused))`
- `__attribute__((used))`
- `__attribute__((visibility))`
- `__attribute__((weak))`
- `__attribute__((weakref))`

Though ARM Compiler 6 supports certain `__declspec` attributes, ARM recommends using `__attribute__` where available.

Table 3-2 Support for `__declspec` attributes

declspec supported by ARM Compiler 5	Recommended ARM Compiler 6 alternative
<code>__declspec(dllimport)</code>	None. There is no support for BPABI linking models.
<code>__declspec(dllexport)</code>	None. There is no support for BPABI linking models.
<code>__declspec(noinline)</code>	<code>__attribute__((noinline))</code>
<code>__declspec(noreturn)</code>	<code>__attribute__((noreturn))</code>
<code>__declspec(nothrow)</code>	<code>__attribute__((nothrow))</code>
<code>__declspec(notshared)</code>	None. There is no support for BPABI linking models.
<code>__declspec(thread)</code>	<code>__thread</code>

Migrating `__attribute__((at(address)))` and zero-initialized `__attribute__((section("name")))` from ARM® Compiler 5 to ARM® Compiler 6

ARM Compiler 5 supports the following attributes, which ARM Compiler 6 does not support:

- `__attribute__((at(address)))` to specify the absolute address of a function or variable.
- `__attribute__((at(address), zero_init))` to specify the absolute address of a zero-initialized variable.

- `__attribute__((section(name), zero_init))` to place a zero-initialized variable in a zero-initialized section with the given *name*.
- `__attribute__((zero_init))` to generate an error if the variable has an initializer.

The following table shows migration paths for these features using ARM Compiler 6 supported features:

Table 3-3 Migrating `__attribute__((at(address)))` and zero-initialized `__attribute__((section("name")))`

ARM Compiler 5 attribute	ARM Compiler 6 attribute	Description
<code>__attribute__((at(address)))</code>	<code>__attribute__((section(".ARM.__at_address")))</code>	armlink in ARM Compiler 6 still supports the placement of sections in the form of <code>.ARM.__at_address</code>
<code>__attribute__((at(address), zero_init))</code>	<code>__attribute__((section(".bss.ARM.__at_address")))</code>	armlink in ARM Compiler 6 supports the placement of zero-initialized sections in the form of <code>.bss.ARM.__at_address</code> . The <code>.bss</code> prefix is case sensitive and must be all lowercase.
<code>__attribute__((section(name), zero_init))</code>	<code>__attribute__((section(".bss.name")))</code>	<i>name</i> is a name of your choice.
<code>__attribute__((zero_init))</code>	ARM Compiler 6 by default places zero-initialized variables in a <code>.bss</code> section. However, there is no equivalent to generate an error when you specify an initializer.	ARM Compiler 5 generates an error if the variable has an initializer. Otherwise, it places the zero-initialized variable in a <code>.bss</code> section.

Related references

[3.6 C and C++ implementation compatibility on page 3-44.](#)

[3.1 Language extension compatibility: keywords on page 3-32.](#)

[3.3 Language extension compatibility: pragmas on page 3-36.](#)

Related information

[armlink User Guide: Placing `__at` sections at a specific address.](#)

3.3 Language extension compatibility: pragmas

ARM Compiler 6 provides support for some pragmas that are supported in ARM Compiler 5. Other pragmas are not supported, or must be replaced with alternatives.

The following table lists some of the commonly used pragmas that are supported by ARM Compiler 5 but are not supported by ARM Compiler 6. Replace any instances of these pragmas in your code with the recommended alternative.

Table 3-4 Pragma language extensions that must be replaced

Pragma supported by older armcc compiler versions	Recommended ARM Compiler 6 alternative
#pragma import (<i>symbol</i>)	<code>__asm(".global <i>symbol</i>\n\t");</code>
#pragma anon_unions #pragma no_anon_unions	<p>In C, anonymous structs and unions are a C11 extension which is enabled by default in armclang. If you specify the <code>-pedantic</code> option, the compiler emits warnings about extensions do not match the specified language standard. For example:</p> <pre>armclang --target=aarch64-arm-none-eabi -c -pedantic --std=c90 test.c test.c:3:5: warning: anonymous structs are a C11 extension [-Wc11-extensions]</pre> <p>In C++, anonymous unions are part of the language standard, and are always enabled. However, anonymous structs and classes are an extension. If you specify the <code>-pedantic</code> option, the compiler emits warnings about anonymous structs and classes. For example:</p> <pre>armclang --target=aarch64-arm-none-eabi -c -pedantic -xc++ test.c test.c:3:5: warning: anonymous structs are a GNU extension [-Wgnu-anonymous-struct]</pre> <p>Introducing anonymous unions, struct and classes using a <code>typedef</code> is a separate extension in armclang, which must be enabled using the <code>-fms-extensions</code> option.</p>
#pragma arm #pragma thumb	armclang does not support switching instruction set in the middle of a file. You can use the command-line options <code>-marm</code> and <code>-mthumb</code> to specify the instruction set of the whole file.
#pragma arm section	armclang does not support setting the sections to be used for code, rodata, rwdata and zidata for the rest of the file. However the <code>__attribute__((section("name")))</code> attribute can be used to set the section of individual functions and variables.

Table 3-4 Pragma language extensions that must be replaced (continued)

Pragma supported by older armcc compiler versions	Recommended ARM Compiler 6 alternative
<pre>#pragma diag_default #pragma diag_suppress #pragma diag_remark #pragma diag_warning #pragma diag_error</pre>	<p>The following pragmas provide equivalent functionality for <code>diag_suppress</code>, <code>diag_warning</code>, and <code>diag_error</code>:</p> <ul style="list-style-type: none"> • <code>#pragma clang diagnostic ignored "-Wmultichar"</code> • <code>#pragma clang diagnostic warning "-Wmultichar"</code> • <code>#pragma clang diagnostic error "-Wmultichar"</code> <p>Note that these pragmas use <code>armclang</code> diagnostic groups, which do not have a precise mapping to <code>armcc</code> diagnostic tags.</p> <p><code>armclang</code> has no equivalent to <code>diag_default</code> or <code>diag_remark</code>. <code>diag_default</code> can be replaced by wrapping the change of diagnostic level with <code>#pragma clang diagnostic push</code> and <code>#pragma clang diagnostic pop</code>, or by manually returning the diagnostic to the default level.</p> <p>There is an additional diagnostic level supported in <code>armclang</code>, <code>fatal</code>, which causes compilation to fail without processing the rest of the file. You can set this as follows:</p> <pre>#pragma clang diagnostic fatal "-Wmultichar"</pre>
<pre>#pragma exceptions_unwind #pragma no_exceptions_unwind</pre>	<p><code>armclang</code> does not support these pragmas.</p> <p>Use the <code>__attribute__((nothrow))</code> function attribute instead.</p>
<pre>#pragma GCC system_header</pre>	<p>This pragma is supported by both <code>armcc</code> and <code>armclang</code>, but <code>#pragma clang system_header</code> is the preferred spelling in <code>armclang</code> for new code.</p>
<pre>#pragma hdrstop #pragma no_pch</pre>	<p><code>armclang</code> does not support these pragmas.</p>
<pre>#pragma import(__use_no_semihosting) #pragma import(__use_no_semihosting_swi)</pre>	<p><code>armclang</code> does not support these pragmas. However, in C code, you can replace these pragmas with:</p> <pre>__asm(".global __use_no_semihosting\n\t");</pre>
<pre>#pragma inline #pragma no_inline</pre>	<p><code>armclang</code> does not support these pragmas. However, inlining can be disabled on a per-function basis using the <code>__attribute__((noinline))</code> function attribute.</p> <p>The default behavior of both <code>armcc</code> and <code>armclang</code> is to inline functions when the compiler considers this worthwhile, and this is the behavior selected by using <code>#pragma inline</code> in <code>armcc</code>. To force a function to be inlined in <code>armclang</code>, use the <code>__attribute__((always_inline))</code> function attribute.</p>
<pre>#pragma Onum #pragma Ospace #pragma Otime</pre>	<p><code>armclang</code> does not support changing optimization options within a file. Instead these must be set on a per-file basis using command-line options.</p>
<pre>#pragma pop #pragma push</pre>	<p><code>armclang</code> does not support these pragmas.</p> <p>If these are only used to control emission of diagnostics, <code>#pragma clang diagnostic push</code> and <code>#pragma clang diagnostic pop</code> can be used to achieve the same effect.</p>

Table 3-4 Pragma language extensions that must be replaced (continued)

Pragma supported by older armcc compiler versions	Recommended ARM Compiler 6 alternative
<code>#pragma softfp_linkage</code>	armclang does not support this pragma. Instead, use the <code>__attribute__((pcs("aapcs")))</code> function attribute to set the calling convention on a per-function basis, or use the <code>-mfloat-abi=soft</code> command-line option to set the calling convention on a per-file basis.
<code>#pragma no_softfp_linkage</code>	armclang does not support this pragma. Instead, use the <code>__attribute__((pcs("aapcs-vfp")))</code> function attribute to set the calling convention on a per-function basis, or use the <code>-mfloat-abi=hard</code> command-line option to set the calling convention on a per-file basis.
<code>#pragma unroll[(n)]</code> <code>#pragma unroll_completely</code>	armclang supports these pragmas. The default for <code>#pragma unroll</code> (that is, with no iteration count specified) differs between armclang and armcc: <ul style="list-style-type: none"> • With armclang, the default is to fully unroll a loop. • With armcc, the default is <code>#pragma unroll(4)</code>.

Related references

- [3.6 C and C++ implementation compatibility on page 3-44.](#)
- [3.1 Language extension compatibility: keywords on page 3-32.](#)
- [3.2 Language extension compatibility: attributes on page 3-34.](#)
- [3.5 Diagnostics for pragma compatibility on page 3-42.](#)

Related information

- armclang Reference Guide: `#pragma GCC system_header`.*
- armclang Reference Guide: `#pragma once`.*
- armclang Reference Guide: `#pragma pack(n)`.*
- armclang Reference Guide: `#pragma weak symbol`, `#pragma weak symbol1 = symbol2`.*
- armclang Reference Guide: `#pragma unroll[(n)]`, `#pragma unroll_completely`.*

3.4 Language extension compatibility: intrinsics

ARM Compiler 6 provides support for some intrinsics that are supported in ARM Compiler 5.

————— **Note** —————

This topic includes descriptions of [COMMUNITY] features. See [Support level definitions on page 1-13](#).

The following table lists some of the commonly used intrinsics that are supported by ARM Compiler 5 and shows whether ARM Compiler 6 supports them or provides an alternative. If there is no support ARM Compiler 6, you must replace them with suitable inline assembly instructions or calls to the standard library. To use the intrinsic in ARM Compiler 6, you must include the appropriate header file. For more information on the ACLE intrinsics, see the [ARM C Language Extensions](#).

————— **Note** —————

- This is not an exhaustive list of all the intrinsics.
- The intrinsics provided in `<arm_compat.h>` are only supported for AArch32.

Table 3-5 Compiler intrinsic support in ARM Compiler 6

Intrinsic in ARM Compiler 5	Function	Support in ARM Compiler 6	Header file for ARM Compiler 6
<code>__breakpoint</code>	Inserts a BKPT instruction.	Yes	<code>arm_compat.h</code>
<code>__cdp</code>	Inserts a coprocessor instruction.	Yes. In ARM Compiler 6, the equivalent intrinsic is <code>__arm_cdp</code> .	<code>arm_acle.h</code>
<code>__clrex</code>	Inserts a CLREX instruction.	No	
<code>__clz</code>	Inserts a CLZ instruction or equivalent routine.	Yes	<code>arm_acle.h</code>
<code>__current_pc</code>	Returns the program counter at this point.	Yes	<code>arm_compat.h</code>
<code>__current_sp</code>	Returns the stack pointer at this point.	Yes	<code>arm_compat.h</code>
<code>__isb</code>	Inserts ISB or equivalent.	Yes	<code>arm_acle.h</code>
<code>__disable_fiq</code>	Disables FIQ interrupts (ARMv7 only). Returns previous value of FIQ mask.	Yes	<code>arm_compat.h</code>
<code>__disable_irq</code>	Disable IRQ interrupts. Returns previous value of IRQ mask.	Yes	<code>arm_compat.h</code>
<code>__dmb</code>	Inserts a DMB instruction or equivalent.	Yes	<code>arm_acle.h</code>
<code>__dsb</code>	Inserts a DSB instruction or equivalent.	Yes	<code>arm_acle.h</code>
<code>__enable_fiq</code>	Enables fast interrupts.	Yes	<code>arm_compat.h</code>
<code>__enable_irq</code>	Enables IRQ interrupts.	Yes	<code>arm_compat.h</code>
<code>__fabs</code>	Inserts a VABS or equivalent code sequence.	No. ARM recommends using the standard C library function <code>fabs()</code> .	
<code>__fabsf</code>	Single precision version of <code>__fabs</code> .	No. ARM recommends using the standard C library function <code>fabsf()</code> .	

Table 3-5 Compiler intrinsic support in ARM Compiler 6 (continued)

Intrinsic in ARM Compiler 5	Function	Support in ARM Compiler 6	Header file for ARM Compiler 6
<code>__force_stores</code>	Flushes all external variables visible from this function, if they have been changed.	Yes	<code>arm_compat.h</code>
<code>__ldrex</code>	Inserts an appropriately sized Load Exclusive instruction.	No. This intrinsic is deprecated in ACLE 2.0.	
<code>__ldrexd</code>	Inserts an LDREXD instruction.	No. This intrinsic is deprecated in ACLE 2.0.	
<code>__ldrt</code>	Inserts an appropriately sized user-mode load instruction.	No	
<code>__memory_changed</code>	Is similar to <code>__force_stores</code> , but also reloads the values from memory.	Yes	<code>arm_compat.h</code>
<code>__nop</code>	Inserts a NOP or equivalent instruction that will not be optimized away. It also inserts a sequence point, and scheduling barrier for side-effecting function calls.	Yes	<code>arm_acle.h</code>
<code>__pld</code>	Inserts a PLD instruction, if supported.	Yes	<code>arm_acle.h</code>
<code>__pldw</code>	Inserts a PLDW instruction, if supported (ARMv7 with MP).	No. ARM recommends using <code>__pldx</code> described in the ACLE document.	<code>arm_acle.h</code>
<code>__pli</code>	Inserts a PLI instruction, if supported.	Yes	<code>arm_acle.h</code>
<code>__promise</code>	Compiler assertion that the expression always has a nonzero value. It is an assert if asserts are enabled.	[COMMUNITY] No. However, <code>__promise</code> is a community feature.	
<code>__qadd</code>	Inserts a saturating add instruction, if supported.	Yes	<code>arm_acle.h</code>
<code>__qdbl</code>	Inserts instructions equivalent to <code>qadd(val, val)</code> , if supported.	Yes	<code>arm_acle.h</code>
<code>__qsub</code>	Inserts a saturating subtract, or equivalent routine, if supported.	Yes	<code>arm_acle.h</code>
<code>__rbit</code>	Inserts a bit reverse instruction.	Yes	<code>arm_acle.h</code>
<code>__rev</code>	Insert a REV, or endian swap instruction.	Yes	<code>arm_acle.h</code>
<code>__return_address</code>	Returns value of LR when returning from current function, without inhibiting optimizations like inlining or tailcalling.	No. ARM recommends using inline assembly instructions.	
<code>__ror</code>	Insert an ROR instruction.	Yes	<code>arm_acle.h</code>
<code>__schedule_barrier</code>	Create a sequence point without effecting memory or inserting NOP instructions. Functions with side effects cannot move past the new sequence point.	Yes	<code>arm_compat.h</code>
<code>__semihost</code>	Inserts an SVC or BKPT instruction.	Yes	<code>arm_compat.h</code>
<code>__sev</code>	Insert a SEV instruction. Error if the SEV instruction is not supported.	Yes	<code>arm_acle.h</code>
<code>__sqrt</code>	Inserts a VSQRT instruction on targets with a VFP coprocessor.	No	

Table 3-5 Compiler intrinsic support in ARM Compiler 6 (continued)

Intrinsic in ARM Compiler 5	Function	Support in ARM Compiler 6	Header file for ARM Compiler 6
<code>__sqrtf</code>	single precision version of <code>__sqrt</code> .	No	
<code>__ssat</code>	Inserts an SSAT instruction. Error if the SSAT instruction is not supported.	Yes	<code>arm_acle.h</code>
<code>__strex</code>	Inserts an appropriately sized Store Exclusive instruction.	No. This intrinsic is deprecated in ACLE 2.0.	
<code>__strex_d</code>	Inserts a doubleword Store Exclusive instruction.	No. This intrinsic is deprecated in ACLE 2.0.	
<code>__strt</code>	Insert an appropriately sized STRT instruction.	No	
<code>__swp</code>	Inserts an appropriately sized SWP instruction.	[COMMUNITY] Yes. However, <code>__swp</code> is not recommended.	<code>arm_acle.h</code>
<code>__usat</code>	Inserts a USAT instruction. Error if the USAT instruction is not supported.	Yes	<code>arm_acle.h</code>
<code>__wfe</code>	Inserts a WFE instruction. Error if the WFE instruction is not supported.	Yes	<code>arm_acle.h</code>
<code>__wfi</code>	Inserts a WFI instruction. Error if the WFI instruction is not supported.	Yes	<code>arm_acle.h</code>
<code>__yield</code>	Inserts a YIELD instruction. Error if the YIELD instruction is not supported.	Yes	<code>arm_acle.h</code>
ARMv6 SIMD intrinsics	Inserts an ARMv6 SIMD instruction.	No	
ETSI intrinsics	35 intrinsic functions and 2 global variable flags specified in ETSI G729 used for speech encoding. These are provided in the ARM headers in <code>dspfns.h</code> .	No	
C55x intrinsics	Emulation of selected TI C55x compiler intrinsics.	No	
<code>__vfp_status</code>	Reads the FPSCR.	Yes	<code>arm_compat.h</code>
FMA intrinsics	Intrinsics for fused-multiply-add on Cortex-M4 or Cortex-A5 in c99 mode.	No	
Named register variables	Allows direct manipulation of a system register as if it were a C variable.	No. To access FPSCR, use the <code>__vfp_status</code> intrinsic or inline assembly instructions.	

3.5 Diagnostics for pragma compatibility

Older armcc compiler versions supported many pragmas which are not supported by armclang, but which could change the semantics of code. When armclang encounters these pragmas, it generates diagnostic messages.

The following table shows which diagnostics are generated for each pragma type, and the diagnostic group to which that diagnostic belongs. armclang generates diagnostics as follows:

- Errors indicate use of an armcc pragma which could change the semantics of code.
- Warnings indicate use of any other armcc pragma which is ignored by armclang.
- Pragmas other than those listed are silently ignored.

Table 3-6 Pragma diagnostics

Pragma supported by older compiler versions	Default diagnostic type	Diagnostic group
#pragma anon_unions	Warning	armcc-pragma-anon-unions
#pragma no_anon_unions	Warning	armcc-pragma-anon-unions
#pragma arm	Error	armcc-pragma-arm
#pragma arm section [<i>section_type_list</i>]	Error	armcc-pragma-arm
#pragma diag_default <i>tag[,tag,...]</i>	Error	armcc-pragma-dia
#pragma diag_error <i>tag[,tag,...]</i>	Error	armcc-pragma-dia
#pragma diag_remark <i>tag[,tag,...]</i>	Warning	armcc-pragma-dia
#pragma diag_suppress <i>tag[,tag,...]</i>	Warning	armcc-pragma-dia
#pragma diag_warning <i>tag[,tag,...]</i>	Warning	armcc-pragma-dia
#pragma exceptions_unwind	Error	armcc-pragma-exceptions-unwind
#pragma no_exceptions_unwind	Error	armcc-pragma-exceptions-unwind
#pragma GCC system_header	None	-
#pragma hdrstop	Warning	armcc-pragma-hdrstop
#pragma import <i>symbol_name</i>	Error	armcc-pragma-import
#pragma inline	Warning	armcc-pragma-inline
#pragma no_inline	Warning	armcc-pragma-inline
#pragma no_pch	Warning	armcc-pragma-no-pch
#pragma <i>Onum</i>	Warning	armcc-pragma-optimization
#pragma once	None	-
#pragma <i>Ospace</i>	Warning	armcc-pragma-optimization
#pragma <i>Otime</i>	Warning	armcc-pragma-optimization
#pragma pack	None	-
#pragma pop	Error	armcc-pragma-push-pop
#pragma push	Error	armcc-pragma-push-pop
#pragma softfp_linkage	Error	armcc-pragma-softfp-linkage
#pragma no_softfp_linkage	Error	armcc-pragma-softfp-linkage
#pragma thumb	Error	armcc-pragma-thumb

Table 3-6 Pragma diagnostics (continued)

Pragma supported by older compiler versions	Default diagnostic type	Diagnostic group
#pragma weak <i>symbol</i>	None	-
#pragma weak <i>symbol1</i> = <i>symbol2</i>	None	-

In addition to the above diagnostic groups, there are the following additional diagnostic groups:

armcc-pragma

Contains all of the above diagnostic groups.

unknown-pragma

Contains diagnostics about pragmas which are not known to armclang, and are not in the above table.

pragmas

Contains all pragma-related diagnostics, including armcc-pragma and unknown-pragma.

Any non-fatal armclang diagnostic group can be ignored, upgraded, or downgraded using the following command-line options:

Suppress a group of diagnostics:

-Wno-*diag-group*

Upgrade a group of diagnostics to warnings:

-W*diag-group*

Upgrade a group of diagnostics to errors:

-Werror=*diag-group*

Downgrade a group of diagnostics to warnings:

-Wno-error=*diag-group*

Related references

[3.3 Language extension compatibility: pragmas on page 3-36.](#)

3.6 C and C++ implementation compatibility

ARM Compiler 6 C and C++ implementation details differ from previous compiler versions.

The following table describes the C and C++ implementation detail differences.

Table 3-7 C and C++ implementation detail differences

Feature	Older versions of ARM Compiler	ARM Compiler 6
<i>Integer operations</i>		
Shifts	int shifts > 0 && < 127 int left shifts > 31 == 0 int right shifts > 31 == 0 (for unsigned or positive), -1 (for negative) long long shifts > 0 && < 63	Warns when shift amount > width of type. You can use the <code>-wshift-count-overflow</code> option to suppress this warning.
Integer division	Checks that the sign of the remainder matches the sign of the numerator	The sign of the remainder is not necessarily the same as the sign of the numerator.
<i>Floating-point operations</i>		
Default standard	IEEE 754 standard, rounding to nearest representable value, exceptions disabled by default.	All facilities, operations, and representations guaranteed by the IEEE standard are available in single and double-precision. Modes of operation can be selected dynamically at runtime. This is equivalent to the <code>--fpmode=ieee_full</code> option in older versions of ARM Compiler.
<i>Unions, enums and structs</i>		
Enum packing	Enums are implemented in the smallest integral type of the correct sign to hold the range of the enum values, unless <code>--enum_is_int</code> is specified in C++ mode.	By default enums are implemented as <code>int</code> , with <code>long long</code> used when required.
Signedness of plain bit-fields	Unsigned. Plain bit-fields declared without either the <code>signed</code> or <code>unsigned</code> qualifiers default to <code>unsigned</code> . The <code>--signed_bitfields</code> option treats plain bit-fields as <code>signed</code> .	Signed. Plain bit-fields declared without either the <code>signed</code> or <code>unsigned</code> qualifiers default to <code>signed</code> . There is no equivalent to either the <code>--signed_bitfields</code> or <code>--no_signed_bitfields</code> options.
<i>Misc C</i>		
<code>sizeof(wchar_t)</code>	2 bytes	4 bytes
<i>Misc C++</i>		
C++ library	Rogue Wave Standard C++ Library	LLVM libc++ Library ————— Note ————— • When the C++ library is used in source code, there is limited compatibility between object code created with ARM Compiler 6 and object code created with ARM Compiler 5. This also applies to indirect use of the C++ library, for example memory allocation or exception handling. —————

Table 3-7 C and C++ implementation detail differences (continued)

Feature	Older versions of ARM Compiler	ARM Compiler 6
Implicit inclusion	If compilation requires a template definition from a template declared in a header file <code>xyz.h</code> , the compiler implicitly includes the file <code>xyz.cc</code> or <code>xyz.CC</code> .	Not supported.
Alternative template lookup algorithms	When performing referencing context lookups, name lookup matches against names from the instantiation context as well as from the template definition context.	Not supported.
Exceptions	Off by default, function unwinding on with <code>--exceptions</code> by default.	On by default in C++ mode.

Related references

[3.1 Language extension compatibility: keywords](#) on page 3-32.

[3.2 Language extension compatibility: attributes](#) on page 3-34.

[3.3 Language extension compatibility: pragmas](#) on page 3-36.

[3.7 Compatibility of C++ objects](#) on page 3-46.

3.7 Compatibility of C++ objects

The compatibility of C++ objects compiled with ARM Compiler 5 depends on the C++ libraries used.

Compatibility with objects compiled using Rogue Wave standard library headers

ARM Compiler 6 does not support binary compatibility with objects compiled using the Rogue Wave standard library include files.

There are warnings at link time when objects are mixed. L6869W is reported if an object requests the Rogue Wave standard library. L6870W is reported when using an object that is compiled with ARM Compiler 5 with exceptions support.

The impact of mixing objects that have been compiled against different C++ standard library headers might include:

- Undefined symbol errors.
- Increased code size.
- Possible runtime errors.

If you have ARM Compiler 6 objects that have been compiled with the legacy `-stdlib=legacy_cpplib` option then these objects use the Rogue Wave standard library and therefore might be incompatible with objects created using ARM Compiler 6.4 or later. To resolve these issues, you must recompile all object files with ARM Compiler 6.4 or later.

Compatibility with C++ objects compiled using ARM Compiler 5

The choice of C++ libraries at link time must match the choice of C++ include files at compile time for all input objects. ARM Compiler 5 objects that use the Rogue Wave C++ libraries are not compatible with ARM Compiler 6 objects. ARM Compiler 5 objects that use C++ but do not make use of the Rogue Wave header files can be compatible with ARM Compiler 6 objects that use `libc++` but this is not guaranteed.

ARM recommends using ARM Compiler 6 for building the object files.

Compatibility of arrays of objects compiled using ARM Compiler 5

ARM Compiler 6 is not compatible with objects from ARM Compiler 5 that use operator `new[]` and `delete[]`. Undefined symbol errors result at link time because ARM Compiler 6 does not provide the helper functions that ARM Compiler 5 depends on. For example:

```
class Foo
{
public:
    Foo() : x_(new int) { *x_ = 0; }
    void setX(int x) { *x_ = x; }
    ~Foo() { delete x_; }
private:
    int* x_;
};

void func(void)
{
    Foo* array;
    array = new Foo [10];
    array[0].setX(1);
    delete[] array;
}
```

Compiling this with ARM Compiler 5 compiler, `armcc`, and linking with ARM Compiler 6 linker, `armlink`, generates linker errors.

```
armcc -c construct.cpp -Ospace -O1 --cpu=cortex-a9
armlink construct.o -o construct.axf
```

This generates the following linker errors:

```
Error: L6218E: Undefined symbol __aeabi_vec_delete (referred from construct.o).  
Error: L6218E: Undefined symbol __aeabi_vec_new_cookie_nodtor (referred from construct.o).
```

To resolve these linker errors, you must use the ARM Compiler 6 compiler, `armclang`, to compile all C++ files that use the `new[]` and `delete[]` operators.

————— **Note** —————

You do not have to specify `--stdlib=libc++` for `armlink`, because this is the default and only option in ARM Compiler 6.4, and later.

————— **Related information** —————

armlink User Guide: `--stdlib`.

Chapter 4

Migrating from armasm to the armclang integrated assembler

Describes how to migrate assembly code from the legacy ARM syntax (used by armasm) to GNU syntax (used by armclang).

It contains the following sections:

- [4.1 Migration of assembler command-line options from armasm to the armclang integrated assembler](#) on page 4-50.
- [4.2 Overview of differences between ARM and GNU syntax assembly code](#) on page 4-55.
- [4.3 Comments](#) on page 4-57.
- [4.4 Labels](#) on page 4-58.
- [4.5 Numeric local labels](#) on page 4-59.
- [4.6 Functions](#) on page 4-61.
- [4.7 Sections](#) on page 4-62.
- [4.8 Symbol naming rules](#) on page 4-64.
- [4.9 Numeric literals](#) on page 4-65.
- [4.10 Operators](#) on page 4-66.
- [4.11 Alignment](#) on page 4-67.
- [4.12 PC-relative addressing](#) on page 4-68.
- [4.13 A32 and T32 instruction substitutions](#) on page 4-69.
- [4.14 A32 and T32 pseudo-instructions](#) on page 4-71.
- [4.15 Conditional directives](#) on page 4-72.
- [4.16 Data definition directives](#) on page 4-73.
- [4.17 Instruction set directives](#) on page 4-74.
- [4.18 Miscellaneous directives](#) on page 4-75.
- [4.19 Symbol definition directives](#) on page 4-76.

- [4.20 Migration of armasm macros to integrated assembler macros on page 4-77.](#)

4.1 Migration of assembler command-line options from *armasm* to the *armclang* integrated assembler

ARM Compiler 6 provides many command-line options, including most Clang command-line options as well as several ARM-specific options.

————— **Note** —————

This topic provides descriptions of [COMMUNITY] features, unless stated otherwise. See [Support level definitions on page 1-13](#).

The following table describes the most common *armasm* command-line options, and shows the equivalent options for the *armclang* integrated assembler.

Additional information about command-line options is available:

- The *armclang Reference Guide* provides more detail about a number of command-line options.
- For a full list of Clang command-line options, consult the Clang and LLVM documentation.

Table 4-1 Comparison of command-line options in *armasm* and the *armclang* integrated assembler

armasm option	armclang integrated assembler option	Description
<code>--arm_only</code>	No equivalent.	Enforces A32 instructions only.
<code>--apcs=/nointerwork</code>	No equivalent.	Specifies that the code in the input file can interwork between A32 and T32 safely. Interworking is always enabled in ARM Compiler 6.
<code>--apcs=/ropi,</code> <code>--apcs=/noropi</code>	No direct equivalent.	<p>With <i>armasm</i>, the options specify whether the code in the input file is <i>Read-Only Position-Independent (ROPI)</i> code.</p> <p>With the <i>armclang</i> integrated assembler, use the GNU assembly <code>.eabi_attribute</code> directive instead.</p> <p>To specify that the code is ROPI code, use the directive as follows:</p> <pre>.eabi_attribute Tag_ABI_PCS_RO_data, 1</pre> <p>The code is marked as not ROPI code by default.</p>
<code>--apcs=/rwpi,</code> <code>--apcs=/norwpi</code>	No direct equivalent.	<p>With <i>armasm</i>, the options specify whether the code in the input file is <i>Read-Write Position-Independent (RWPI)</i> code.</p> <p>With the <i>armclang</i> integrated assembler, use the GNU assembly <code>.eabi_attribute</code> directive instead.</p> <p>To specify that the code is RWPI code, use the directive as follows:</p> <pre>.eabi_attribute Tag_ABI_PCS_R9_use, 1 .eabi_attribute Tag_ABI_PCS_RW_data, 2</pre> <p>The code is marked as not RWPI code by default.</p>

Table 4-1 Comparison of command-line options in `armasm` and the `armclang` integrated assembler (continued)

armasm option	armclang integrated assembler option	Description
<p><code>--apcs=/hardfp</code>, <code>--apcs=/softfp</code></p>	<p>No direct equivalent.</p>	<p>With <code>armasm</code>, the options set attributes in the object file to request hardware or software floating-point linkage.</p> <p>With the <code>armclang</code> integrated assembler, use the GNU assembly <code>.eabi_attribute</code> directive instead.</p> <p>To request hardware floating-point linkage, use the directive as follows:</p> <pre data-bbox="837 541 1434 575">.eabi_attribute Tag_ABI_VFP_args, 1</pre> <p>To request software floating-point linkage, use the directive as follows:</p> <pre data-bbox="837 674 1434 707">.eabi_attribute Tag_ABI_VFP_args, 0</pre>
<p><code>--checkreglist</code>, <code>--diag_warning=1206</code></p>	<p>This is the default.</p>	<p>Generates warnings if register lists in LDM and STM instructions are not provided in increasing register number order.</p> <p style="text-align: center;">Note</p> <p>This warning cannot be suppressed or upgraded to an error.</p>
<p><code>--comment_section</code>, <code>--no_comment_section</code></p>	<p>No direct equivalent.</p>	<p>With <code>armasm</code>, the option controls the inclusion of a comment section <code>.comment</code> in object files.</p> <p>With the <code>armclang</code> integrated assembler, use the GNU assembly <code>.ident</code> directive to manually add a comment section.</p>
<p><code>--debug</code>, <code>-g</code></p>	<p><code>-g</code></p>	<p>Instructs the assembler to generate DWARF debug tables.</p> <p>With <code>armasm</code>, the default format for debug tables is DWARF 3. Named local labels are not preserved in the object file, unless the <code>--keep</code> option is used.</p> <p>With the <code>armclang</code> integrated assembler, the default format for debug tables is DWARF 4. Named local labels are always preserved in the object file. See the entry for <code>--keep</code> in this table for details.</p>
<p><code>--diag_warning=1645</code></p>	<p>No equivalent.</p>	<p>With <code>armasm</code>, the option enables warnings about instruction substitutions.</p> <p>With the <code>armclang</code> integrated assembler, instruction substitution support is limited. Where it is not supported, the assembler generates an error message.</p> <p>Use the <code>armasm</code> warning when migrating code to find instructions being substituted and perform the substitution manually.</p>

Table 4-1 Comparison of command-line options in *armasm* and the *armclang* integrated assembler (continued)

armasm option	armclang integrated assembler option	Description
--diag_warning=1763	No equivalent.	<p>With <i>armasm</i>, the option enables warnings about automatic generation of IT blocks when assembling T32 code (formerly Thumb code).</p> <p>With the <i>armclang</i> integrated assembler, automatic generation of IT blocks is disabled by default. The assembler generates an error message when assembling conditional instructions without an enclosing IT block. To enable automatic generation of IT blocks, use the command-line option <code>-mimplicit-it=always</code> or <code>-mimplicit-it=thumb</code>.</p>
--dllexport_all	No direct equivalent.	<p>With <i>armasm</i>, the option gives all exported global symbols <code>STV_PROTECTED</code> visibility in ELF rather than <code>STV_HIDDEN</code>, unless overridden by source directives.</p> <p>With the <i>armclang</i> integrated assembler, use the GNU assembly <code>.protected</code> directive to manually give exported symbols <code>STV_PROTECTED</code> visibility.</p>
--execstack, --no_execstack	-Wa,--noexecstack No direct equivalent for --execstack.	<p>With <i>armasm</i>, the option generates a <code>.note.GNU-stack</code> section marking the stack as either executable or non-executable.</p> <p>With the <i>armclang</i> integrated assembler, the equivalent option can be used to generate a <code>.note.GNU-stack</code> section marking the stack as non-executable.</p> <p>To generate such a section and mark the stack as executable, use the GNU assembly <code>.section</code> directive as follows:</p> <pre data-bbox="837 1171 1433 1203" style="background-color: #f0f0f0; padding: 5px;">.section .note.GNU-stack, "x"</pre> <p>The command-line option <code>-Wa,--noexecstack</code> overrides the use of the <code>.section</code> directive.</p>
--keep	No direct equivalent.	<p>With <i>armasm</i>, the option instructs the assembler to keep named local labels in the symbol table of the object file, for use by the debugger.</p> <p>With the <i>armclang</i> integrated assembler, named local labels defined without using the GNU assembly local symbol name prefix <code>.L</code> are always preserved in the object file.</p> <p>Use the command-line option <code>-Wa,-L</code> to automatically preserve all named local labels defined using the GNU assembly local symbol name prefix.</p>

Table 4-1 Comparison of command-line options in *armasm* and the *armclang* integrated assembler (continued)

armasm option	armclang integrated assembler option	Description
-M	-M	<p>Instructs the assembler to produce a list of makefile dependency lines suitable for use by a make utility. It only includes dependencies visible to the preprocessor.</p> <p>The option does not include files added using the <code>INCBIN</code>, <code>INCLUDE</code>, or <code>GET</code> directives with <i>armasm</i>, or the GNU assembly <code>.incbin</code> or <code>.include</code> directives with the <i>armclang</i> integrated assembler.</p> <p>————— Note —————</p> <p>With the <i>armclang</i> integrated assembler, using this option with <code>-o</code> outputs the makefile dependency lines to the file specified. An object file is not produced.</p>
--mm	-MM	<p>Creates a single makefile dependency file, without the system header files. It only includes dependencies visible to the preprocessor.</p> <p>The option does not include files added using the <code>INCBIN</code>, <code>INCLUDE</code>, or <code>GET</code> directives with <i>armasm</i>, or the GNU assembly <code>.incbin</code> or <code>.include</code> directives with the <i>armclang</i> integrated assembler.</p> <p>————— Note —————</p> <p>With the <i>armclang</i> integrated assembler, using this option with <code>-o</code> outputs the makefile dependency file to the file specified. An object file is not produced.</p>
--no_hide_all	This is the default.	<p>Gives all exported and imported global symbols <code>STV_DEFAULT</code> visibility in ELF rather than <code>STV_HIDDEN</code>, unless overridden using source directives.</p>
--predefine " <i>directive</i> ", --pd " <i>directive</i> "	-Wa,-defsym, <i>symbol=value</i>	<p>With <i>armasm</i>, the option instructs the assembler to pre-execute one of the <code>SETA</code>, <code>SETL</code>, or <code>SETS</code> directives as specified using <i>directive</i>.</p> <p>With the <i>armclang</i> integrated assembler, the option instructs the assembler to pre-define the symbol <i>symbol</i> with the value <i>value</i>. This GNU assembly <code>.set</code> directive can be used to change this value in the file being assembled.</p>

Table 4-1 Comparison of command-line options in *armasm* and the *armclang* integrated assembler (continued)

armasm option	armclang integrated assembler option	Description
<p><code>--unaligned_access,</code> <code>--no_unaligned_access</code></p>	<p>No direct equivalent.</p>	<p>With <i>armasm</i>, the options instruct the assembler to set an attribute in the object file to enable or disable the use of unaligned accesses.</p> <p>With the <i>armclang</i> integrated assembler, use the GNU assembly <code>.eabi_attribute</code> directive instead.</p> <p>To enable the use of unaligned access, use the directive as follows:</p> <pre data-bbox="837 573 1433 606">.eabi_attribute Tag_CPU_unaligned_access, 1</pre> <p>To disable the use of unaligned access, use the directive as follows:</p> <pre data-bbox="837 705 1433 739">.eabi_attribute Tag_CPU_unaligned_access, 0</pre>
<p><code>--unsafe</code></p>	<p>No direct equivalent.</p>	<p>With <i>armasm</i>, the option enables instructions for architectures other than the target architecture to be assembled without error.</p> <p>With the <i>armclang</i> integrated assembler, use the GNU assembly <code>.inst</code> directive to generate such instructions.</p>

Related information

- [GNU Binutils - Using as: .section.](#)
- [GNU Binutils - Using as: .ident.](#)
- [GNU Binutils - Using as: .protected.](#)
- [GNU Binutils - Using as: ARM Machine Directives.](#)
- [GNU Binutils - Using as: .include.](#)
- [GNU Binutils - Using as: .incbin.](#)
- [GNU Binutils - Using as: Symbol Names.](#)
- [GNU Binutils - Using as: .set.](#)
- [armasm User Guide: GET or INCLUDE.](#)
- [armasm User Guide: INCBIN.](#)
- [armclang Reference Guide: -mimplicit-it.](#)

4.2 Overview of differences between ARM and GNU syntax assembly code

`armasm` (for assembling legacy assembly code) uses ARM syntax assembly code.

`armclang` aims to be compatible with GNU syntax assembly code (that is, the assembly code syntax supported by the GNU assembler, `as`).

If you have legacy assembly code that you want to assemble with `armclang`, you must convert that assembly code from ARM syntax to GNU syntax.

The specific instructions and order of operands in your UAL syntax assembly code do not change during this migration process.

However, you need to make changes to the syntax of your assembly code. These changes include:

- The directives in your code.
- The format of labels, comments, and some types of literals.
- Some symbol names.
- The operators in your code.

The following examples show simple, equivalent, assembly code in both ARM and GNU syntax.

ARM syntax

```
; Simple ARM syntax example
;
; Iterate round a loop 10 times, adding 1 to a register each time.

        AREA ||.text||, CODE, READONLY, ALIGN=2

main PROC
    MOV     w5,#0x64      ; W5 = 100
    MOV     w4,#0        ; W4 = 0
    B       test_loop    ; branch to test_loop
loop
    ADD     w5,w5,#1     ; Add 1 to W5
    ADD     w4,w4,#1     ; Add 1 to W4
test_loop
    CMP     w4,#0xa      ; if W4 < 10, branch back to loop
    BLT    loop
    ENDP

        END
```

GNU syntax

```
// Simple GNU syntax example 4.3 Comments on page 4-57//
// Iterate round a loop 10 times, adding 1 to a register each time.

        .section .text,"ax"    // 4.7 Sections on page 4-62
        .balign 4

main:
    MOV     w5,#0x64          // 4.4 Labels on page 4-58
    MOV     w4,#0            // W5 = 100 4.9 Numeric Literals on page 4-65
    B       test_loop        // W4 = 0
loop:
    ADD     w5,w5,#1         // branch to test_loop
    ADD     w4,w4,#1         // Add 1 to W5
    ADD     w4,w4,#1         // Add 1 to W4
test_loop:
    CMP     w4,#0xa          // Add 1 to W5
    BLT    loop              // Add 1 to W4
    .end                    // if W4 < 10, branch back to loop
                          // 4.18 Miscellaneous directives on page 4-75
```

Related references

- [4.3 Comments on page 4-57.](#)
- [4.4 Labels on page 4-58.](#)
- [4.5 Numeric local labels on page 4-59.](#)
- [4.6 Functions on page 4-61.](#)
- [4.7 Sections on page 4-62.](#)

- [4.8 Symbol naming rules on page 4-64.](#)
- [4.9 Numeric literals on page 4-65.](#)
- [4.10 Operators on page 4-66.](#)
- [4.11 Alignment on page 4-67.](#)
- [4.12 PC-relative addressing on page 4-68.](#)
- [4.15 Conditional directives on page 4-72.](#)
- [4.16 Data definition directives on page 4-73.](#)
- [4.17 Instruction set directives on page 4-74.](#)
- [4.18 Miscellaneous directives on page 4-75.](#)
- [4.19 Symbol definition directives on page 4-76.](#)

Related information

About the Unified Assembler Language.

4.3 Comments

A comment identifies text that the assembler ignores.

ARM syntax

A comment is the final part of a source line. The first semicolon on a line marks the beginning of a comment except where the semicolon appears inside a string literal.

The end of the line is the end of the comment. A comment alone is a valid line.

For example:

```

; This whole line is a comment
; As is this line

myProc: PROC
    MOV     r1, #16    ; Load R0 with 16

```

GNU syntax

GNU syntax assembly code provides two different methods for marking comments:

- The `/*` and `*/` markers identify multiline comments:

```

/* This is a comment
   that spans multiple
   lines */

```

- The `//` marker identifies the remainder of a line as a comment:

```

MOV R0,#16    // Load R0 with 16

```

Related information

[GNU Binutils - Using as: Comments.](#)

[armasm User Guide: Syntax of source lines in assembly language.](#)

4.4 Labels

Labels are symbolic representations of addresses. You can use labels to mark specific addresses that you want to refer to from other parts of the code.

ARM syntax

A label is written as a symbol beginning in the first column. A label can appear either in a line on its own, or in a line with an instruction or directive. Whitespace separates the label from any following instruction or directive:

```
MOV R0,#16
loop SUB R0,R0,#1 ; "loop" is a label
CMP R0,#0
BGT loop
```

GNU syntax

A label is written as a symbol that either begins in the first column, or has nothing but whitespace between the first column and the label. A label can appear either in a line on its own, or in a line with an instruction or directive. A colon ":" follows the label (whitespace is allowed between the label and the colon):

```
MOV R0,#16
loop: // "loop" label on its own line
SUB R0,R0,#1
CMP R0,#0
BGT loop
```

```
MOV R0,#16
loop: SUB R0,R0,#1 // "loop" label in a line with an instruction
CMP R0,#0
BGT loop
```

Related references

[4.5 Numeric local labels on page 4-59.](#)

Related information

[GNU Binutils - Using as: Labels.](#)

4.5 Numeric local labels

Numeric local labels are a type of label that you refer to by a number rather than by name. Unlike other labels, the same numeric local label can be used multiple times and the same number can be used for more than one numeric local label.

ARM syntax

A numeric local label is a number in the range 0-99, optionally followed by a scope name corresponding to a ROUT directive.

Numeric local labels follow the same syntax as all other labels.

Refer to numeric local labels using the following syntax:

```
 %[F|B][A|T]n[routname]
```

Where:

- F and B instruct the assembler to search forwards and backwards respectively. By default, the assembler searches backwards first, then forwards.
- A and T instruct the assembler to search all macro levels or only the current macro level respectively. By default, the assembler searches all macros from the current level to the top level, but does not search lower level macros.
- n is the number of the numeric local label in the range 0-99.
- routname is an optional scope label corresponding to a ROUT directive. If routname is specified in either a label or a reference to a label, the assembler checks it against the name of the nearest preceding ROUT directive. If it does not match, the assembler generates an error message and the assembly fails.

For example, the following code implements an incrementing loop:

```

1      MOV     r4,#1      ; r4=1
      ADD     r4,r4,#1   ; Local label
      CMP     r4,#0x5   ; Increment r4
      BLT    %b1      ; if r4 < 5...
                        ; ..branch backwards to local label "1"

```

Here is the same example using a ROUT directive to restrict the scope of the local label:

```

routA  ROUT
1routA MOV     r4,#1      ; Start of "routA" scope
      ADD     r4,r4,#1   ; r4=1
      CMP     r4,#0x9   ; Local label
      BLT    %b1routA  ; Increment r4
                        ; if r4 < 9...
                        ; ..branch backwards to local label "1routA"
routB  ROUT           ; Start of "routB" scope (and therefore end of "routA" scope)

```

GNU syntax

A numeric local label is a number in the range 0-99.

Numeric local labels follow the same syntax as all other labels.

Refer to numeric local labels using the following syntax:

```
 n{f|b}
```

Where:

- n is the number of the numeric local label in the range 0-99.
- f and b instruct the assembler to search forwards and backwards respectively. There is no default. You must specify one of f or b.

For example, the following code implements an incrementing loop:

```

1:     MOV     r4,#1      // r4=1
      ADD     r4,r4,#1   // Local label
                        // Increment r4

```

```
CMP    r4,#0x5    // if r4 < 5...  
BLT    1b         // ...branch backwards to local label "1"
```

Note

GNU syntax assembly code does not provide mechanisms for restricting the scope of local labels.

Related references

[4.4 Labels on page 4-58.](#)

Related information

GNU Binutils - Using as: Labels.

GNU Binutils - Using as: Local labels.

armasm User Guide: Labels.

armasm User Guide: Numeric local labels.

armasm User Guide: Syntax of numeric local labels.

armasm User Guide: ROUT.

4.6 Functions

Assemblers can identify the start of a function when producing DWARF call frame information for ELF.

ARM syntax

The `FUNCTION` directive marks the start of a function. `PROC` is a synonym for `FUNCTION`.

The `ENDFUNC` directive marks the end of a function. `ENDP` is a synonym for `ENDFUNC`.

For example:

```
myproc PROC
; Procedure body
ENDP
```

GNU syntax

Use the `.type` directive to identify symbols as functions. For example:

```
.type myproc, "function"
myproc:
// Procedure body
```

GNU syntax assembly code provides the `.func` and `.endfunc` directives. However, these are not supported by `armclang`. `armclang` uses the `.size` directive to set the symbol size:

```
.type myproc, "function"
myproc:
// Procedure body
.Lmyproc_end0:
.size myproc, .Lmyproc_end0-myproc
```

Note

Functions must be typed to link properly.

Related information

GNU Binutils - Using as: .type.

armasm User Guide: FUNCTION or PROC.

armasm User Guide: ENDFUNC or ENDP.

4.7 Sections

Sections are independent, named, indivisible chunks of code or data that are manipulated by the linker.

ARM syntax

The AREA directive instructs the assembler to assemble a new code or data section.

Section attributes within the AREA directive provide information about the section. Available section attributes include the following:

- CODE specifies that the section contains machine instructions.
- READONLY specifies that the section must not be written to.
- ALIGN= n specifies that the section is aligned on a 2^n byte boundary

For example:

```
AREA mysection, CODE, READONLY, ALIGN=3
```

Note

The ALIGN attribute does not take the same values as the ALIGN directive. ALIGN= n (the AREA attribute) aligns on a 2^n byte boundary. ALIGN n (the ALIGN directive) aligns on an n -byte boundary.

GNU syntax

The .section directive instructs the assembler to assemble a new code or data section.

Flags provide information about the section. Available section flags include the following:

- a specifies that the section is allocatable.
- x specifies that the section is executable.
- w specifies that the section is writable.
- S specifies that the section contains null-terminated strings.

For example:

```
.section mysection,"ax"
```

Not all ARM syntax AREA attributes map onto GNU syntax .section flags. For example, the ARM syntax ALIGN attribute corresponds to the GNU syntax .balign directive, rather than a .section flag:

```
.section mysection,"ax"
.balign 8
```

Note

When using ARM Compiler 5, section names do not need to be unique. Therefore, you could use the same section name to create different section types.

ARM Compiler 6 does not support multiple sections with the same section name. Therefore you must ensure that the different section types have unique names. You must not use the same section name for another section or symbol. If you use the same section name for a different section type, the armclang integrated assembler merges the sections and gives the merged section the flags of the first section with that name.

```
// stores both the code and data in one section
// uses the flags from the first section
.section "sectionX", "ax"
mov r0, r0
.section "sectionX", "a", %progbits
.word 0xdeadbeef

// stores both the code and data in one section
// uses the flags from the first section
.section "sectionY", "a", %progbits
.word 0xdeadbeef
```

```
.section "sectionY", "ax"  
mov r0, r0
```

When you assemble the above example code with:

```
armclang --target=arm-arm-none-eabi -c -march=armv8-m.main example_sections.s
```

The armclang integrated assembler:

- merges the two sections named `sectionX` into one section with the flags "ax".
- merges the two sections named `sectionY` into one section with the flags "a", %progbits.

Related information

[GNU Binutils - Using as: .section.](#)

[GNU Binutils - Using as: .align.](#)

[armasm User Guide: AREA.](#)

4.8 Symbol naming rules

ARM syntax assembly code and GNU syntax assembly code use similar, but different naming rules for symbols.

Symbol naming rules which are common to both ARM syntax and GNU syntax include:

- Symbol names must be unique within their scope.
- Symbol names are case-sensitive, and all characters in the symbol name are significant.
- Symbols must not use the same name as built-in variable names or predefined symbol names.

Symbol naming rules which differ between ARM syntax and GNU syntax include:

- ARM syntax symbols must start with a letter or the underscore character "_".
- GNU syntax symbols must start with a letter, the underscore character "_", or a period ".".
- ARM syntax symbols use double bars to delimit symbol names containing non-alphanumeric characters (except for the underscore):

```
IMPORT ||Image$$ARM_LIB_STACKHEAP$$ZI$$Limit||
```

GNU syntax symbols do not require double bars:

```
.global Image$$ARM_LIB_STACKHEAP$$ZI$$Limit
```

Related information

GNU Binutils - Using as: Symbol Names.

armasm User Guide: Symbol naming rules.

4.9 Numeric literals

ARM syntax assembly and GNU syntax assembly provide different methods for specifying some types of numeric literal.

Implicit shift operations

ARM syntax assembly allows immediate values with an implicit shift operation. For example, the `MOVK` instruction takes a 16-bit operand with an optional left shift. `armasm` accepts the instruction `MOVK x1, #0x40000`, converting the operand automatically to `MOVK x1, #0x4, LSL #16`.

GNU syntax assembly expects immediate values to be presented as encoded. The instruction `MOVK x1, #0x40000` results in the following message: `error: immediate must be an integer in range [0, 65535]`.

Hexadecimal literals

ARM syntax assembly provides two methods for specifying hexadecimal literals, the prefixes `"&"` and `"0x"`.

For example, the following are equivalent:

```
ADD    r1, #0xAF
ADD    r1, #&AF
```

GNU syntax assembly only supports the `"0x"` prefix for specifying hexadecimal literals. Convert any `"&"` prefixes to `"0x"`.

`n_base-n-digits` format

ARM syntax assembly lets you specify numeric literals using the following format:

`n_base-n-digits`

For example:

- `2_1101` is the binary literal 1101 (13 in decimal).
- `8_27` is the octal literal 27 (23 in decimal).

GNU syntax assembly does not support the `n_base-n-digits` format. Convert all instances to a supported numeric literal form.

For example, you could convert:

```
ADD    r1, #2_1101
```

to:

```
ADD    r1, #13
```

or:

```
ADD    r1, #0xD
```

Related information

[GNU Binutils - Using as: Integers.](#)

[armasm User Guide: Syntax of numeric literals.](#)

4.10 Operators

ARM syntax assembly and GNU syntax assembly provide different methods for specifying some operators.

The following table shows how to translate ARM syntax operators to GNU syntax operators.

Table 4-2 Operator translation

ARM syntax operator	GNU syntax operator
:OR:	
:EOR:	^
:AND:	&
:NOT:	~
:SHL:	<<
:SHR:	>>
:LOR:	
:LAND:	&&
:ROL:	No GNU equivalent
:ROR:	No GNU equivalent

Related information

GNU Binutils - Using as: Infix Operators.

armasm User Guide: Unary operators.

armasm User Guide: Shift operators.

armasm User Guide: Addition, subtraction, and logical operators.

4.11 Alignment

Data and code must be aligned to appropriate boundaries.

For example, The T32 pseudo-instruction ADR can only load addresses that are word aligned, but a label within T32 code might not be word aligned. You must use an alignment directive to ensure four-byte alignment of an address within T32 code.

An alignment directive aligns the current location to a specified boundary by padding with zeros or NOP instructions.

ARM syntax

ARM syntax assembly provides the `ALIGN n` directive, where *n* specifies the alignment boundary in bytes. For example, the directive `ALIGN 128` aligns addresses to 128-byte boundaries.

ARM syntax assembly also provides the `PRESERVE8` directive. The `PRESERVE8` directive specifies that the current file preserves eight-byte alignment of the stack.

GNU syntax

GNU syntax assembly provides the `.balign n` directive, which uses the same format as `ALIGN`.

Convert all instances of `ALIGN n` to `.balign n`.

————— **Note** —————

GNU syntax assembly also provides the `.align n` directive. However, the format of *n* varies from system to system. The `.balign` directive provides the same alignment functionality as `.align` with a consistent behavior across all architectures.

Convert all instances of `PRESERVE8` to `.eabi_attribute 25, 1`.

Related information

GNU Binutils - Using as: ARM Machine Directives.

GNU Binutils - Using as: .align.

GNU Binutils - Using as: .balign.

armasm User Guide: REQUIRE8 and PRESERVE8.

armasm User Guide: ALIGN.

4.12 PC-relative addressing

ARM syntax assembly and GNU syntax assembly provide different methods for performing PC-relative addressing.

ARM syntax

ARM syntax assembly provides the symbol `{pc}` to let you specify an address relative to the current instruction.

For example:

```
ADRP x0, {pc}
```

GNU syntax

GNU syntax assembly does not support the `{pc}` symbol. Instead, it uses the special dot `"."` character, as follows:

```
ADRP x0, .
```

Related information

GNU Binutils - Using as: The Special Dot Symbol.

armasm User Guide: Register-relative and PC-relative expressions.

4.13 A32 and T32 instruction substitutions

In certain circumstances, if the value of an Operand2 constant is not available with a given instruction, but its logical inverse or negation is available, then `armasm` can produce an equivalent instruction with the inverted or negated constant. The `armclang` integrated assembler provides limited support for such substitutions.

More information about the syntax of Operand2 constants is available in the *armasm User Guide*. The following table shows the instruction substitutions supported by `armasm`, based on the values of Operand2 constants for the A32 and T32 instruction sets. The equivalent instructions shown can be used manually with the `armclang` integrated assembler for instructions where automatic substitution is not supported.

Table 4-3 A32 and T32 instruction substitutions supported by armasm

A32 and T32 instruction	Equivalent instruction	Constant substitution method	Supported by the armclang integrated assembler
<code>ADC{S}{cond} {Rd}, Rn, #constant</code>	<code>SBC{S}{cond} {Rd}, Rn, #~constant</code>	Logical inversion	No
<code>ADD{S}{cond} {Rd}, Rn, #constant</code>	<code>SUB{S}{cond} {Rd}, Rn, #-constant</code>	Negation	A32 only
<code>AND{S}{cond} Rd, Rn, #constant</code>	<code>BIC{S}{cond} Rd, Rn, #~constant</code>	Logical inversion	A32 and T32
<code>BIC{S}{cond} Rd, Rn, #constant</code>	<code>AND{S}{cond} Rd, Rn, #~constant</code>	Logical inversion	A32 and T32
<code>CMP{cond} Rn, #constant</code>	<code>CMN{cond} Rn, #-constant</code>	Negation	A32 and T32
<code>CMN{cond} Rn, #constant</code>	<code>CMP{cond} Rn, #-constant</code>	Negation	A32 and T32
<code>MOV{S}{cond} Rd, #constant</code>	<code>MVN{S}{cond} Rd, #~constant</code>	Logical inversion	A32 and T32
<code>MVN{S}{cond} Rd, #constant</code>	<code>MOV{S}{cond} Rd, #~constant</code>	Logical inversion	A32 only
<code>ORN{S}{cond} Rd, Rn, #constant</code> (T32 only)	<code>ORR{S}{cond} Rd, Rn, #~constant</code> (T32 only)	Logical inversion	No
<code>ORR{S}{cond} Rd, Rn, #constant</code> (T32 only)	<code>ORN{S}{cond} Rd, Rn, #~constant</code> (T32 only)	Logical inversion	No
<code>SBC{S}{cond} {Rd}, Rn, #constant</code>	<code>ADC{S}{cond} {Rd}, Rn, #~constant</code>	Logical inversion	No
<code>SUB{S}{cond} {Rd}, Rn, #constant</code>	<code>ADD{S}{cond} {Rd}, Rn, #-constant</code>	Negation	No

To find instruction substitutions in code assembled using `armasm`, use the command-line option `--diag_warning=1645`.

Related information

[armasm User Guide: Syntax of Operand2 as a constant.](#)

[armasm User Guide: ADC.](#)

[armasm User Guide: ADD.](#)

armasm User Guide: AND.
armasm User Guide: BIC.
armasm User Guide: CMP and CMN.
armasm User Guide: MOV.
armasm User Guide: MVN.
armasm User Guide: ORN.
armasm User Guide: ORR.
armasm User Guide: SBC.
armasm User Guide: SUB.

4.14 A32 and T32 pseudo-instructions

armasm supports several A32 and T32 pseudo-instructions. The support for the pseudo-instructions varies with the *armclang* integrated assembler.

More information about the A32 and T32 pseudo-instructions is available in the *armasm User Guide*. The following table shows how to migrate the pseudo-instructions for use with the *armclang* integrated assembler:

Table 4-4 A32 and T32 pseudo-instruction migration

A32 and T32 pseudo-instruction	<i>armclang</i> integrated assembler equivalent
ADRL{ <i>cond</i> } <i>Rd</i> , <i>Label</i>	No equivalent. Use an ADR instruction if <i>Label</i> is within the supported offset range. Use an LDR pseudo-instruction if <i>Label</i> is outside the supported offset range for an ADR instruction.
CPY{ <i>cond</i> } <i>Rd</i> , <i>Rm</i>	mov{ <i>cond</i> } <i>Rd</i> , <i>Rm</i>
LDR{ <i>cond</i> }.{ <i>.W</i> } <i>Rt</i> , = <i>expr</i>	Identical.
LDR{ <i>cond</i> }.{ <i>.W</i> } <i>Rt</i> , = <i>Label_expr</i>	Identical.
MOV32{ <i>cond</i> } <i>Rd</i> , <i>expr</i>	Use the following instruction sequence: <pre>movw{<i>cond</i>} <i>Rd</i>, #:lower16:<i>expr</i> movt{<i>cond</i>} <i>Rd</i>, #:upper16:<i>expr</i></pre>
NEG{ <i>cond</i> } <i>Rd</i> , <i>Rm</i>	rsbs{ <i>cond</i> } <i>Rd</i> , <i>Rm</i> , #0
UND{ <i>cond</i> }.{ <i>.W</i> } { <i>#expr</i> }	Use the following instruction for the A32 instruction set: <pre>udf{<i>c</i>}{<i>q</i>} {<i>#</i>}<i>imm</i></pre> Use the following instruction for the T32 instruction set with 8-bit encoding: <pre>udf{<i>c</i>}{<i>q</i>} {<i>#</i>}<i>imm</i></pre> Use the following instruction for the T32 instruction set with 16-bit encoding: <pre>udf{<i>c</i>}.w {<i>#</i>}<i>imm</i></pre>

Related information

armasm User Guide: ADRL pseudo-instruction.

armasm User Guide: CPY pseudo-instruction.

armasm User Guide: LDR pseudo-instruction.

armasm User Guide: MOV.

armasm User Guide: MOV32 pseudo-instruction.

armasm User Guide: MOVT.

armasm User Guide: NEG pseudo-instruction.

armasm User Guide: RSB.

armasm User Guide: UDF.

armasm User Guide: UND pseudo-instruction.

4.15 Conditional directives

Conditional directives specify conditions that control whether or not to assemble a sequence of assembly code.

The following table shows how to translate ARM syntax conditional directives to GNU syntax directives:

Table 4-5 Conditional directive translation

ARM syntax directive	GNU syntax directive
IF	<code>.if</code> family of directives
IF :DEF:	<code>.ifdef</code>
IF :LNOT::DEF:	<code>.ifndef</code>
ELSE	<code>.else</code>
ELSEIF	<code>.elseif</code>
ENDIF	<code>.endif</code>

In addition to the change in directives shown, the following syntax differences apply:

- In ARM syntax, the conditional directives can use forward references. This is possible as `armasm` is a two-pass assembler. In GNU syntax, forward references are not supported, as the `armclang` integrated assembler only performs one pass over the main text.

If a forward reference is used with the `.ifdef` directive, the condition will always fail implicitly. Similarly, if a forward reference is used with the `.ifndef` directive, the condition will always pass implicitly.

- In ARM syntax, the maximum total nesting depth for directive structures such as `IF...ELSE...ENDIF` is 256. In GNU syntax, this limit is not applicable.

Related information

GNU Binutils - Using as: `.if`.

GNU Binutils - Using as: `.else`.

GNU Binutils - Using as: `.elseif`.

GNU Binutils - Using as: `.endif`.

armasm User Guide: IF, ELSE, ENDIF, and ELIF.

4.16 Data definition directives

Data definition directives allocate memory, define data structures, and set initial contents of memory.

The following table shows how to translate ARM syntax data definition directives to GNU syntax directives:

————— **Note** —————

This list only contains examples of common data definition assembly directives. It is not exhaustive.

Table 4-6 Data definition directives translation

ARM syntax directive	GNU syntax directive	Description
DCB	.byte	Allocate one-byte blocks of memory, and specify the initial contents.
DCW	.hword	Allocate two-byte blocks of memory, and specify the initial contents.
DCD	.word	Allocate four-byte blocks of memory, and specify the initial contents.
DCI	.inst	Allocate a block of memory in the code, and specify the opcode. In A32 code, this is a four-byte block. In T32 code, this can be a two-byte or four-byte block. <code>.inst.n</code> allocates a two-byte block and <code>.inst.w</code> allocates a four-byte block.
DCQ	.quad	Allocate eight-byte blocks of memory, and specify the initial contents.
SPACE	.org	<p>Allocate a zeroed block of memory.</p> <p>The ARM syntax <code>SPACE</code> directive allocates a zeroed block of memory with the specified size. The GNU assembly <code>.org</code> directive zeroes the memory up to the given address. The address must be greater than the address at which the directive is placed.</p> <p>The following example shows the ARM syntax and GNU syntax methods of creating a 100-byte zeroed block of memory using these directives:</p> <pre style="background-color: #f0f0f0; padding: 10px;">; ARM syntax implementation start_address SPACE 0x100 // GNU syntax implementation start_address: .org start_address + 0x100</pre> <p>————— Note —————</p> <p>If label arithmetic is not required, the GNU assembly <code>.space</code> directive can be used instead of the <code>.org</code> directive. However, ARM recommends using the <code>.org</code> directive wherever possible.</p>

Related information

[GNU Binutils - Using as: .byte.](#)

[GNU Binutils - Using as: .word.](#)

[GNU Binutils - Using as: .hword.](#)

[GNU Binutils - Using as: .quad.](#)

[GNU Binutils - Using as: .space.](#)

[GNU Binutils - Using as: .org.](#)

[GNU Binutils - Using as: ARM Machine Directives.](#)

4.17 Instruction set directives

Instruction set directives instruct the assembler to interpret subsequent instructions as either A32 or T32 instructions.

The following table shows how to translate ARM syntax instruction set directives to GNU syntax directives:

Table 4-7 Instruction set directives translation

ARM syntax directive	GNU syntax directive	Description
ARM or CODE32	.arm or .code 32	Interpret subsequent instructions as A32 instructions.
THUMB or CODE16	.thumb or .code 16	Interpret subsequent instructions as T32 instructions.

Related information

GNU Binutils - Using as: ARM Machine Directives.

armasm User Guide: ARM or CODE32 directive.

armasm User Guide: CODE16 directive.

armasm User Guide: THUMB directive.

4.18 Miscellaneous directives

Miscellaneous directives perform a range of different functions.

The following table shows how to translate ARM syntax miscellaneous directives to GNU syntax directives:

Table 4-8 Miscellaneous directives translation

ARM syntax directive	GNU syntax directive	Description
foo EQU 0x1C	.equ foo, 0x1C	Assigns a value to a symbol. Note the rearrangement of operands.
EXPORT StartHere GLOBAL StartHere	.global StartHere .type StartHere, @function	Declares a symbol that can be used by the linker (that is, a symbol that is visible to the linker). <i>armasm</i> automatically determines the types of exported symbols. However, <i>armclang</i> requires that you explicitly specify the types of exported symbols using the <code>.type</code> directive. If the <code>.type</code> directive is not specified, the linker outputs warnings of the form: Warning: L6437W: Relocation #RELA:1 in test.o(.text) with respect to <i>symbol</i> ... Warning: L6318W: test.o(.text) contains branch to a non-code symbol <i>symbol</i> .
GET file INCLUDE file	.include file	Includes a file within the file being assembled.
IMPORT foo	.global foo	Provides the assembler with a name that is not defined in the current assembly.
INCBIN	.incbin	Partial support, <i>armclang</i> does not fully support <code>.incbin</code> .
INFO <i>n</i> , "string"	.warning "string"	The <code>INFO</code> directive supports diagnostic generation on either pass of the assembly (specified by <i>n</i>). The <code>.warning</code> directive does not let you specify a particular pass.
ENTRY	armlink -- entry= <i>location</i>	The <code>ENTRY</code> directive declares an entry point to a program. <i>armclang</i> does not provide an equivalent directive. Use <code>armlink --entry=<i>Location</i></code> to specify the entry point directly to the linker, rather than defining it in the assembly code.
END	.end	Marks the end of the assembly file.

Related information

[GNU Binutils - Using as: .type.](#)
[GNU Binutils - Using as: ARM Machine Directives.](#)
[GNU Binutils - Using as: .warning.](#)
[GNU Binutils - Using as: .equ.](#)
[GNU Binutils - Using as: .global.](#)
[GNU Binutils - Using as: .include.](#)
[GNU Binutils - Using as: .incbin.](#)
[armasm User Guide: ENTRY.](#)
[armasm User Guide: END.](#)
[armasm User Guide: INFO.](#)
[armasm User Guide: EXPORT or GLOBAL.](#)
[armlink User Guide: --entry.](#)

4.19 Symbol definition directives

Symbol definition directives declare and set arithmetic, logical, or string variables.

The following table shows how to translate ARM syntax symbol definition directives to GNU syntax directives:

————— **Note** —————

This list only contains examples of common symbol definition directives. It is not exhaustive.

Table 4-9 Symbol definition directives translation

ARM syntax directive	GNU syntax directive	Description
LCLA var	No GNU equivalent	Declare a local arithmetic variable, and initialize its value to 0.
LCLL var	No GNU equivalent	Declare a local logical variable, and initialize its value to FALSE.
LCLS var	No GNU equivalent	Declare a local string variable, and initialize its value to a null string.
No <i>armasm</i> equivalent	.set var, 0	Declare a static arithmetic variable, and initialize its value to 0.
No <i>armasm</i> equivalent	.set var, FALSE	Declare a static logical variable, and initialize its value to FALSE.
No <i>armasm</i> equivalent	.set var, ""	Declare a static string variable, and initialize its value to a null string.
GBLA var	.global var .set var, 0	Declare a global arithmetic variable, and initialize its value to 0.
GBLL var	.global var .set var, FALSE	Declare a global logical variable, and initialize its value to FALSE.
GBLS var	.global var .set var, ""	Declare a global string variable, and initialize its value to a null string.
var SETA expr	.set var, expr	Set the value of an arithmetic variable.
var SETL expr	.set var, expr	Set the value of a logical variable.
var SETS expr	.set var, expr	Set the value of a string variable.
foo RN 11	foo .req r11	Define an alias foo for register R11.
foo QN q5.I32	foo .qn q5.i32	Define an I32-typed alias foo for the quad-precision register Q5.
foo DN d2.I32	foo .dn d2.i32	Define an I32-typed alias foo for the double-precision register D2.

Related information

GNU Binutils - Using as: ARM Machine Directives.

GNU Binutils - Using as: .global.

GNU Binutils - Using as: .set.

4.20 Migration of *armasm* macros to integrated assembler macros

The *armclang* integrated assembler provides similar macro features to those provided by *armasm*. The macro syntax is based on GNU assembler macro syntax.

Note

This topic provides descriptions of [COMMUNITY] features, unless stated otherwise. See [Support level definitions on page 1-13](#).

Additional information about macro features is available:

- The *armasm User Guide* provides more detail about the macro directives supported, and examples of using macros.
- The *GNU Binutils - Using as* document provides more detail about GNU assembly macro directives.

Macro directive features

The following table describes the most common *armasm* macro directive features, and shows the equivalent features for the *armclang* integrated assembler.

Table 4-10 Comparison of macro directive features provided by *armasm* and the *armclang* integrated assembler

armasm feature	armclang integrated assembler feature	Description
MACRO, MEND directives	.macro, .endm directives	Directives to mark the start and end of the definition of a macro.
{ <i>\$label</i> } macro parameter	Use a normal macro parameter.	Optionally define an internal label to use within the macro.
{ <i>\$cond</i> } macro parameter	Use a normal macro parameter.	Optionally define a condition code to use within the macro.
{ <i>\$parameter</i> {, <i>\$parameter</i> }...} custom macro parameter specification	{ <i>parameter</i> {: <i>type</i> } {, <i>parameter</i> {: <i>type</i> }...} custom macro parameter and parameter type specification	<p>With <i>armasm</i>, any number of custom macro parameters can be defined. Unspecified parameters are substituted with an empty string.</p> <p>With the <i>armclang</i> integrated assembler, the custom macro parameters can optionally have a parameter type <i>type</i>. This can be either <i>req</i> or <i>vararg</i>. Unspecified parameters are substituted with an empty string.</p> <p>The <i>req</i> type specifies a required parameter. The assembler generates an error when instantiating a macro if a required parameter is missing and a default value is not available.</p> <p>The <i>vararg</i> type collects all remaining parameters as one parameter. It can only be used as the last parameter within the list of parameters for a given macro. Only one <i>vararg</i> parameter can be specified.</p>
MEXIT directive	.exitm directive	Exit early from a macro definition.

Table 4-10 Comparison of macro directive features provided by *armasm* and the *armclang* integrated assembler (continued)

armasm feature	armclang integrated assembler feature	Description
IF, ELSE, ELIF, ENDIF conditional assembly directives	.if family of directives, and the .else, .elseif, .endif directives	<p>The directives allow conditional assembly of instructions.</p> <p>With <i>armasm</i>, the conditional assembly directives use a logical expression that evaluates to either TRUE or FALSE as their controlling expression.</p> <p>With the <i>armclang</i> integrated assembler, multiple variants of the GNU assembly <i>.if</i> directive are available, referred to as the <i>.if</i> family of directives.</p> <p>For the <i>.if</i> and <i>.elseif</i> directives, the controlling expression is a logical expression that evaluates to either TRUE or FALSE.</p> <p>For other directives in the <i>.if</i> family of directives, the controlling expression is an implicit part of the directive used, and varies for each such directive.</p>
WHILE, WEND directives	.rept, .endr directives	<p>The directives allow a sequence of instructions or directives to be assembled repeatedly.</p> <p>With <i>armasm</i>, the WHILE directive uses a logical expression that evaluates to either TRUE or FALSE as its controlling expression. The sequence enclosed between a WHILE and WEND directive pair is assembled until the logical expression evaluates to FALSE.</p> <p>With the <i>armclang</i> integrated assembler, the GNU assembly <i>.rept</i> directive takes a fixed number of repetitions as a parameter. The sequence enclosed between a <i>.rept</i> and <i>.endr</i> directive pair is assembled the specified fixed number of times.</p> <p>To replicate the effect of using a logical expression to repeatedly assemble a code sequence, the <i>.rept</i> directive can be used within a macro. See the example provided later in this section.</p>
ASSERT directive	Use a combination of the <i>.if</i> family of directives and the <i>.error</i> directive.	<p>With <i>armasm</i>, the ASSERT directive generates an error message during assembly if a given assertion is false. A logical expression that evaluates to TRUE or FALSE is used as the assertion.</p> <p>With the <i>armclang</i> integrated assembler, this functionality can be achieved by using a GNU assembly directive from the <i>.if</i> family of directives to conditionally display an error message during assembly using the GNU assembly <i>.error</i> directive.</p> <p>Macros can be created to simplify this process. See the example provided later in this section.</p>

Notable differences between ARM macro syntax and GNU macro syntax

The following syntax restrictions apply to GNU macro syntax in addition to the differences due to macro directives:

- In ARM macro syntax, using the pipe character | as the parameter value when instantiating a macro selects the default value of the parameter. In GNU macro syntax, leaving the parameter value empty when instantiating a macro selects the default value of the parameter. If a default value is not specified in the macro definition, an empty string is used.
- In ARM macro syntax, a dot can be used between a parameter and subsequent text, or another parameter, if a space is not required in the expansion. In GNU macro syntax, a set of parentheses ()

can be used between a parameter and subsequent text, if a space is not required in the expansion. There is no need to separate a parameter from another subsequent parameter.

- Although the integrated assembler is case-insensitive to register names, the GNU assembly `.ifc` directive always performs a case-sensitive comparison. Manually check that the register names use the same case-sense when comparing them using the directive.

Migration of macro examples provided in the armasm User Guide

Table 4-11 NOT EQUALS assertion

ARM syntax implementation
<pre>ASSERT arg1 <> arg2</pre>
GNU syntax implementation
<pre>/* Helper macro to replicate ASSERT <> directive functionality from armasm. Displays error if NE assertion fails. */ .macro assertNE arg1:req, arg2:req, message:req .ifc \arg1, \arg2 .error "\message" .endif .endm</pre>

Table 4-12 Unsigned integer division macro

ARM syntax implementation	
The macro takes the following parameters:	
\$Bot	The register that holds the divisor.
\$Top	The register that holds the dividend before the instructions are executed. After the instructions are executed, it holds the remainder.
\$Div	The register where the quotient of the division is placed. It can be NULL ("") if only the remainder is required.
\$Temp	A temporary register used during the calculation.
\$Lab	<pre> MACRO DivMod \$Div,\$Top,\$Bot,\$Temp ASSERT \$Top <> \$Bot ; Produce an error message if the ASSERT \$Top <> \$Temp ; registers supplied are ASSERT \$Bot <> \$Temp ; not all different IF "\$Div" <> "" ASSERT \$Div <> \$Top ; These three only matter if \$Div ASSERT \$Div <> \$Bot ; is not null ("") ASSERT \$Div <> \$Temp ; ENDIF \$Lab MOV \$Temp, \$Bot ; Put divisor in \$Temp CMP \$Temp, \$Top, LSR #1 ; double it until 90 MOVLS \$Temp, \$Temp, LSL #1 ; 2 * \$Temp > \$Top CMP \$Temp, \$Top, LSR #1 BLS %b90 ; The b means search backwards IF "\$Div" <> "" ; Omit next instruction if \$Div ; is null MOV \$Div, #0 ; Initialize quotient ENDIF 91 CMP \$Top, \$Temp ; Can we subtract \$Temp? SUBCS \$Top, \$Top,\$Temp ; If we can, do so IF "\$Div" <> "" ; Omit next instruction if \$Div ; is null ADC \$Div, \$Div, \$Div ; Double \$Div ENDIF MOV \$Temp, \$Temp, LSR #1 ; Halve \$Temp, CMP \$Temp, \$Bot ; and loop until BHS %b91 ; less than divisor MEND </pre>

GNU syntax implementation

The macro takes the following parameters:

Lab

A label to mark the start of the code. This parameter is required.

BotRegNum

The register number for the register that holds the divisor. This parameter is required.

TopRegNum

The register number for the register that holds the dividend before the instructions are executed. After the instructions are executed, it holds the remainder. This parameter is required.

DivRegNum

The register number for the register where the quotient of the division is placed. It can be NULL ("") if only the remainder is required. This parameter is optional.

TempRegNum

The register number for a temporary register used during the calculation. This parameter is required.

```
.macro DivMod Lab:req, DivRegNum, TopRegNum:req, BotRegNum:req, TempRegNum:req
assertNE \TopRegNum, \BotRegNum, "Top and Bottom cannot be the same register"
assertNE \TopRegNum, \TempRegNum, "Top and Temp cannot be the same register"
assertNE \BotRegNum, \TempRegNum, "Bottom and Temp cannot be the same register"
.ifnb \DivRegNum
    assertNE \DivRegNum, \TopRegNum, "Div and Top cannot be the same register"
    assertNE \DivRegNum, \BotRegNum, "Div and Bottom cannot be the same register"
    assertNE \DivRegNum, \TempRegNum, "Div and Temp cannot be the same register"
.endif
\Lab:
mov    r\TempRegNum, r\BotRegNum    // Put divisor in r\TempRegNum
cmp    r\TempRegNum, r\TopRegNum, lsr #1 // double it until
90:
movls  r\TempRegNum, r\TempRegNum, lsl #1 // 2 * r\TempRegNum > r\TopRegNum
cmp    r\TempRegNum, r\TopRegNum, lsr #1
bls    90b // The 'b' means search backwards
.ifnb \DivRegNum // Omit next instruction if r\DivRegNum is null
    mov r\DivRegNum, #0 // Initialize quotient
.endif
91:
cmp    r\TopRegNum, r\TempRegNum // Can we subtract r\TempRegNum?
subcs  r\TopRegNum, r\TopRegNum, r\TempRegNum // If we can, then do so
.ifnb \DivRegNum // Omit next instruction if r\DivRegNum is null
    adc r\DivRegNum, r\DivRegNum, r\DivRegNum // Double r\DivRegNum
.endif
mov    r\TempRegNum, r\TempRegNum, lsr #1 // Halve r\TempRegNum
cmp    r\TempRegNum, r\BotRegNum // and loop until
bhs    91b // less than divisor
.endm
```

Notable differences from the ARM syntax implementation:

- A custom macro, `assertNE`, is used instead of the `armasm ASSERT` directive.
- Register numbers are used instead of registers as parameters. This is because the GNU assembly `.ifc` directive used for the `assertNE` assertions treats its operands as case-sensitive.
- The GNU assembly `.ifnb` directive is used to check if the parameter `DivRegNum` has been defined. In the ARM syntax implementation, the `armasm IF` directive is used.

Table 4-13 Assembly-time diagnostics macro

ARM syntax implementation

```
MACRO                                ; Macro definition
diagnose $param1="default"           ; This macro produces
INFO    0,$param1                    ; assembly-time diagnostics
MEND                                    ; (on second assembly pass)
; macro expansion
diagnose                                ; Prints blank line at assembly-time
diagnose "hello"                       ; Prints "hello" at assembly-time
diagnose |                             ; Prints "default" at assembly-time
```

GNU syntax implementation

```
// macro definition
.macro diagnose, param1="default"
.warning "\param1"
.endm
// macro instantiation
.section "diagnoseMacro", "ax"
diagnose "" // Prints a warning with an empty string at assembly-time
            // Cannot print blank line as the .print directive is not supported
diagnose "hello" // Prints a warning with the message "hello" at assembly-time
diagnose // Prints a warning with the default message "default"
            // at assembly-time
```

Notable differences from the ARM syntax implementation:

- It is not possible to print a blank line at assembly-time using the GNU assembly `.warning` directive. Only a warning with an empty message can be printed.
- The format of the diagnostic message displayed is different between *armasm* and the *armclang* integrated assembler.

With *armasm*, the diagnostic messages displayed at assembly-time by the macro example are:

```
"macros_armasm.S", line 11:
"macros_armasm.S", line 12: hello
"macros_armasm.S", line 13: default
```

With the *armclang* integrated assembler, the diagnostic messages displayed at assembly-time by the macro example are:

```
<instantiation>:1:1: warning:
.warning ""
^
macros_armclang.S:11:5: note: while in macro instantiation
  diagnose ""
  ^
<instantiation>:1:1: warning: hello
.warning "hello"
^
macros_armclang.S:13:5: note: while in macro instantiation
  diagnose "hello"
  ^
<instantiation>:1:1: warning: default
.warning "default"
^
macros_armclang.S:14:5: note: while in macro instantiation
  diagnose
  ^
```

Table 4-14 Conditional loop macro

ARM syntax implementation	
The macro takes the following parameters:	
\$counter	The assembly-time variable for the loop counter. This parameter is required. The <code>{label}</code> parameter for the <code>MACRO</code> directive has been used for this parameter. If a normal macro parameter is used, the parameter cannot be instantiated as a label.
\$N	The maximum number of iterations for the loop. This parameter is required.
\$decr	The loop decrement value. This parameter is optional.
do	The text to which <code>\$counter</code> is appended in each iteration of the loop. This parameter is required.
<pre> MACRO \$counter WhileLoop \$N, \$decr="1", \$do ; macro definition ASSERT "\$counter" <> "" ; check that \$counter has been specified ASSERT "\$N" <> "" ; check that \$N has been specified ASSERT "\$do" <> "" ; check that \$do has been specified GBLA \$counter ; create new local variable \$counter \$counter SETA \$N ; initialise \$counter WHILE \$counter > 0 ; loop while \$counter > 0 \$do\$counter ; assemble in each iteration of the loop \$counter SETA \$counter-\$decr ; decrement the counter by \$decr WEND MEND ; macro instantiation AREA WhileLoopMacro, CODE THUMB counter WhileLoop 10, 2, "mov r0, #" END </pre>	

GNU syntax implementation

The macro takes the following parameters:

counter

The assembly-time variable for the loop counter. This parameter is required.

N

The maximum number of iterations for the loop. This parameter is required.

decr

The loop decrement value. This parameter is optional.

do

The text to which `\counter` is appended in each iteration of the loop. This parameter is required.

```
/* Macro that inserts the \counter value
   at the end of all \do varargs,
   up to N times. */
.macro WhileLoop, counter:req, N:req, decr=1, do:vararg
.set \counter, \N // initialise the variable \counter to 0
.rept \N // loop up to \N times
.ifgt \counter // assemble only if \counter is greater than zero
\do\counter
.set \counter, \counter-\decr // decrement the counter by \decr
.endif
.endr
.endm
// macro instantiation
.section "WhileLoopMacro", "ax"
WhileLoop counter, 10, 2, mov r0, #
```

Note

The order in which the GNU assembly `.ifgt`, `.endif`, `.rept`, and `.endr` directives are used is important. Including the `.endr` directive as a statement within the `.ifgtendif` structure produces an error. Similarly, placing the `.endif` directive outside the `.reptendr` structure produces an error.

The macro expansion produces the following code:

```
mov r0, #0xa
mov r0, #8
mov r0, #6
mov r0, #4
mov r0, #2
```

Notable differences from the ARM syntax implementation:

- In the ARM syntax implementation, the `ASSERT` directive is used to raise an error if a required parameter is missing. In the GNU syntax implementation, this can be achieved by using the parameter type `req` for required parameters in the macro definition.
- In the ARM syntax implementation, the macro instantiation uses a string as the value to the `$do` parameter. The quotes are implicitly removed at assembly-time. Quotes are required as the parameter value contains spaces. In the GNU syntax implementation, this is achieved using the parameter type `vararg` for the `\do` parameter in the macro definition.
- In the GNU syntax implementation, the `.reptendr` structure is always evaluated `\N` times at assembly-time. This is because the `.ifgtendif` structure must be placed within the `.reptendr` structure. In the ARM syntax implementation, the `WHILE...WEND` structure is only evaluated the required number of times at assembly-time based on the controlling expression of the `WHILE` directive.

Related information

[GNU Binutils - Using as: .error.](#)

[GNU Binutils - Using as: .macro.](#)

[GNU Binutils - Using as: .rept.](#)

[GNU Binutils - Using as: .if.](#)

[GNU Binutils - Using as: .else.](#)

GNU Binutils - Using as: .elseif.

GNU Binutils - Using as: .endif.

GNU Binutils - Using as: .warning.

armasm User Guide: ASSERT.

armasm User Guide: IF, ELSE, ENDIF, and ELIF.

armasm User Guide: MACRO and MEND.

armasm User Guide: MEXIT.

armasm User Guide: WHILE and WEND.

armasm User Guide: Use of macros.