Arm® Cortex®-A35 Processor
Cryptographic Extension
Revision: r1p0

Arm® Cortex®-A35 Processor Cryptographic Extension


Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights reserved.

Release Information

<table>
<thead>
<tr>
<th>Issue</th>
<th>Date</th>
<th>Confidentiality</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000-00</td>
<td>04 December 2015</td>
<td>Confidential</td>
<td>First release for r0p0</td>
</tr>
<tr>
<td>0001-00</td>
<td>18 March 2016</td>
<td>Confidential</td>
<td>First release for r0p1</td>
</tr>
<tr>
<td>0002-00</td>
<td>04 March 2017</td>
<td>Non-Confidential</td>
<td>First release for r0p2</td>
</tr>
<tr>
<td>0100-00</td>
<td>28 February 2019</td>
<td>Non-Confidential</td>
<td>First release for r1p0</td>
</tr>
</tbody>
</table>

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

This document is provided “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2015–2017, 2019 Arm Limited (or its affiliates). All rights reserved.


110 Fulbourn Road, Cambridge, England CB1 9NJ.
LES-PRE-20349

Confidentiality Status
This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status
The information in this document is Final, that is for a developed product.

Web Address
http://www.arm.com
Contents


Preface

About this book ...................................................................................................................... 6
Feedback ............................................................................................................................ 9

Chapter 1 Functional Description

1.1 About the Cryptographic Extension ................................................................. 1-11
1.2 Revisions .............................................................................................................. 1-12

Chapter 2 Register Descriptions

2.1 Identifying the cryptographic instructions implemented .................................... 2-14
2.2 Disabling the Cryptographic Extension ............................................................ 2-15
2.3 Register summary .............................................................................................. 2-16
2.4 AArch64 Instruction Set Attribute Register 0, EL1 ........................................ 2-17
2.5 AArch32 Instruction Set Attribute Register 5, EL1 ............................................. 2-19
2.6 Instruction Set Attribute Register 5 ..................................................................... 2-21

Appendix A Revisions

A.1 Revisions ............................................................................................................. Appx-A-24
Preface

This preface introduces the Arm® Cortex®-A35 Processor Cryptographic Extension Technical Reference Manual.

It contains the following:

- Feedback on page 9.
About this book

A technical reference document that describes the optional cryptographic features of the Cortex®-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.

Product revision status

The rmpn identifier indicates the revision status of the product described in this book, for example, r1p2, where:

r Identifies the major revision of the product, for example, r1.
p Identifies the minor revision or modification status of the product, for example, p2.

Intended audience

This manual is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Cortex®-A35 processor with the optional Cryptographic Extension.

Using this book

This book is organized into the following chapters:

Chapter 1 Functional Description
This chapter describes the Cortex-A35 Cryptographic Extension.

Chapter 2 Register Descriptions
This chapter describes the Cryptographic Extension registers.

Appendix A Revisions
This appendix describes the technical changes between released issues of this book.

Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm® Glossary for more information.

Typographic conventions

italic
Introduces special terminology, denotes cross-references, and citations.

bold
Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace
Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

monospace
Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

monospace italic
Denotes arguments to monospace text where the argument is to be replaced by a specific value.

monospace bold
Denotes language keywords when used outside example code.
<and>

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

```
MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2>
```

**SMALL CAPITALS**

Used in body text for a few terms that have specific technical meanings, that are defined in the *Arm® Glossary*. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

**Timing diagrams**

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

![Timing Diagram](image)

**Figure 1  Key to timing diagram conventions**

**Signals**

The signal conventions are:

**Signal level**

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

**Lowercase n**

At the start or end of a signal name denotes an active-LOW signal.

**Additional reading**

This book contains information that is specific to this product. See the following documents for other relevant information.

**Arm publications**

Other publications

Feedback

Feedback on this product
If you have any comments or suggestions about this product, contact your supplier and give:
• The product name.
• The product revision or version.
• An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content
If you have comments on content then send an e-mail to errata@arm.com. Give:
• The number 100237_0100_00_en.
• If applicable, the page number(s) to which your comments refer.
• A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

Note
Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.
Chapter 1
Functional Description

This chapter describes the Cortex-A35 Cryptographic Extension.

It contains the following sections:

• 1.1 About the Cryptographic Extension on page 1-11.
• 1.2 Revisions on page 1-12.
1.1 About the Cryptographic Extension

The Cortex-A35 processor Cryptographic Extension supports the Armv8 Cryptographic Extensions.

The Cryptographic Extension adds new A64, A32, and T32 instructions to Advanced SIMD that accelerate Advanced Encryption Standard (AES) encryption and decryption. It also adds the Secure Hash Algorithm (SHA) functions SHA-1, SHA-224, and SHA-256.

Note

The optional Cryptographic Extension is not included in the base product. Arm supplies the Cryptographic Extension only under an additional license to the Cortex-A35 processor and Advanced SIMD and floating-point support licenses.
1.2 Revisions

This section describes the differences in functionality between product revisions.

- **r0p0**  First release.
- **r0p1**  There are no functional changes in this revision.
- **r0p2**  There are no functional changes in this revision.
- **r1p0**  There are no functional changes in this revision.
Chapter 2
Register Descriptions

This chapter describes the Cryptographic Extension registers.

It contains the following sections:
• 2.1 Identifying the cryptographic instructions implemented on page 2-14.
• 2.2 Disabling the Cryptographic Extension on page 2-15.
• 2.3 Register summary on page 2-16.
• 2.4 AArch64 Instruction Set Attribute Register 0, EL1 on page 2-17.
• 2.5 AArch32 Instruction Set Attribute Register 5, EL1 on page 2-19.
• 2.6 Instruction Set Attribute Register 5 on page 2-21.
2.1 Identifying the cryptographic instructions implemented

Software can identify the cryptographic instructions that are implemented by reading three registers.

The three registers are:

- ID_AArch64ISAR0_EL1 in the AArch64 execution state.
- ID_AArch64ISAR5_EL1 in the AArch64 execution state.
- ID_AArch32ISAR5 in the AArch32 execution state.
2.2 Disabling the Cryptographic Extension

To disable the Cryptographic Extension for each individual core, assert the corresponding bit of the CRYPTODISABLE input signal. This signal is only sampled during reset of the core.

When CRYPTODISABLE is asserted:

• Executing a cryptographic instruction results in an UNDEFINED exception.

• The ID registers described in Table 2-1 Cryptographic Extension register summary on page 2-16 indicate that the Cryptographic Extension is not implemented.
2.3 Register summary

The processor has three instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.

The following table lists the instruction identification registers for the Cortex-A35 processor Cryptographic Extension.

<table>
<thead>
<tr>
<th>Name</th>
<th>Execution state</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID_AA64ISAR0_EL1</td>
<td>AArch64</td>
<td>See 2.4 AArch64 Instruction Set Attribute Register 0, EL1 on page 2-17.</td>
</tr>
<tr>
<td>ID_ISAR5_EL1</td>
<td>AArch64</td>
<td>See 2.5 AArch32 Instruction Set Attribute Register 5, EL1 on page 2-19.</td>
</tr>
<tr>
<td>ID_ISAR5</td>
<td>AArch32</td>
<td>See 2.6 Instruction Set Attribute Register 5 on page 2-21.</td>
</tr>
</tbody>
</table>
2.4 AArch64 Instruction Set Attribute Register 0, EL1

The ID_AA64ISAR0_EL1 characteristics are:

**Purpose**

Provides information about the instructions implemented in AArch64 state, including the instructions provided by the Cryptographic Extension.

---

**Note**

The optional Cryptographic Extension is not included in the base product of the processor. Arm requires licensees to have contractual rights to obtain the Cryptographic Extension.

---

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2 (SCR.NS = 1)</th>
<th>EL2 (SCR.NS = 0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

---

**Configurations**

ID_AA64ISAR0_EL1 is architecturally mapped to external register ID_AA64ISAR0.

**Attributes**

ID_AA64ISAR0_EL1 is a 64-bit register.

![Figure 2-1: ID_AA64ISAR0_EL1 bit assignments](image)

- **[63:20]**
  - Reserved, RES0.

- **CRC32, [19:16]**
  - Indicates whether CRC32 instructions are implemented. The possible values are:
    - 0x1: CRC32 instructions are implemented.

- **SHA2, [15:12]**
  - Indicates whether SHA2 instructions are implemented. The possible values are:
    - 0x0: No SHA2 instructions are implemented. This is the value if the processor implementation does not include the Cryptographic Extension.
    - 0x1: SHA256H, SHA256H2, SHA256U0, and SHA256U1 implemented. This is the value if the processor implementation includes the Cryptographic Extension.

- **SHA1, [11:8]**
  - Indicates whether SHA1 instructions are implemented. The possible values are:
    - 0x0: No SHA1 instructions implemented. This is the value if the processor implementation does not include the Cryptographic Extension.
    - 0x1: SHA1C, SHA1P, SHA1M, SHA1SU0, and SHA1SU1 implemented. This is the value if the processor implementation includes the Cryptographic Extension.
AES, [7:4]

Indicates whether AES instructions are implemented. The possible values are:

- **0x0**: No AES instructions implemented. This is the value if the processor implementation does not include the Cryptographic Extension.
- **0x2**: AESE, AESD, AESMC, and AESIMC implemented, plus PMULL and PMULL2 instructions operating on 64-bit data. This is the value if the processor implementation includes the Cryptographic Extension.

[3:0]
Reserved, RES0.

To access the ID_AA64ISAR0_EL1:

```
MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_AA64ISAR0_EL1 into Xt
```

ID_AA64ISAR0_EL1[31:0] can be accessed through the internal memory-mapped interface and the external debug interface, offset 0xD30.

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>000</td>
<td>0000</td>
<td>0110</td>
<td>000</td>
</tr>
</tbody>
</table>
2.5 AArch32 Instruction Set Attribute Register 5, EL1

The ID_ISAR5_EL1 characteristics are:

**Purpose**
Provides information about the instructions implemented in AArch32 state, including the instructions provided by the optional Cryptographic Extension.

---

**Note**
The optional Cryptographic Extension is not included in the base product of the processor. Arm requires licensees to have contractual rights to obtain the Cryptographic Extension.

---

**Usage constraints**
This register is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1</th>
<th>EL1</th>
<th>EL2</th>
<th>EL3</th>
<th>EL3</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(NS)</td>
<td>(S)</td>
<td></td>
<td>(SCR.NS = 1)</td>
<td>(SCR.NS = 0)</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td></td>
</tr>
</tbody>
</table>

**Configurations**
ID_ISAR5_EL1 is architecturally mapped to AArch32 register ID_ISAR5. See 2.6 Instruction Set Attribute Register 5 on page 2-21.

**Attributes**
ID_ISAR5_EL1 is a 32-bit register.

![Figure 2-2 ID_ISAR5_EL1 bit assignments](image)

**[31:20]**
Reserved, RES0.

**CRC32, [19:16]**
Indicates whether CRC32 instructions are implemented in AArch32 state. The value is:
- 0x1 CRC32 instructions are implemented.

**SHA2, [15:12]**
Indicates whether SHA2 instructions are implemented in AArch32 state. The possible values are:
- 0x0 Cryptographic Extensions are not implemented or are disabled.
- 0x1 SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 instructions are implemented.

**SHA1, [11:8]**
Indicates whether SHA1 instructions are implemented in AArch32 state. The possible values are:
- 0x0 Cryptographic Extensions are not implemented or are disabled.
- 0x1 SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 instructions are implemented.

**AES, [7:4]**
Indicates whether AES instructions are implemented in AArch32 state. The possible values are:

- 0x0: Cryptographic Extensions are not implemented or are disabled.
- 0x2: AESE, AESD, AESMC, and AESIMC are implemented, plus PMULL and PMULL2 instructions operating on 64-bit data.

**SEVL, [3:0]**

Indicates whether the SEVL instruction is implemented. The value is:

- 0x1: SEVL implemented to send event local.

To access the ID_ISAR5_EL1:

```
MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt
```

Register access is encoded as follows:

<table>
<thead>
<tr>
<th>Table 2-3 ID_ISAR5_EL1 access encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>op0</td>
</tr>
<tr>
<td>-----</td>
</tr>
<tr>
<td>11</td>
</tr>
</tbody>
</table>
2.6 Instruction Set Attribute Register 5

The ID_ISAR5 characteristics are:

**Purpose**

Provides information about the instructions implemented in AArch32 state, including the instructions provided by the optional Cryptographic Extension.

**Note**

The optional Cryptographic Extension is not included in the base product of the processor. Arm requires licensees to have contractual rights to obtain the Cryptographic Extension.

**Usage constraints**

This register is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL0 (S)</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2</th>
<th>EL3 (SCR.NS = 1)</th>
<th>EL3 (SCR.NS = 0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
</tr>
</tbody>
</table>

The ID_ISAR5 must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, and ID_ISAR4.

**Configurations**

ID_ISAR5 is architecturally mapped to AArch64 register ID_ISAR5_EL1. See 2.5 AArch32 Instruction Set Attribute Register 5, EL1 on page 2-19.

There is one copy of this register that is used in both Secure and Non-secure states.

**Attributes**

ID_ISAR5 is a 32-bit register.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:20</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>19:16</td>
<td>CRC32, SHA2</td>
</tr>
<tr>
<td>15:12</td>
<td>SHA1, AES</td>
</tr>
<tr>
<td>11:8</td>
<td>SHA256H, SHA256H2, SHA256SU0, SHA256SU1 instructions are implemented.</td>
</tr>
</tbody>
</table>

**[31:20]**

Reserved, RES0.

**CRC32, [19:16]**

Indicates whether CRC32 instructions are implemented in AArch32 state. The value is:

- 0x1: CRC32 instructions are implemented.

**SHA2, [15:12]**

Indicates whether SHA2 instructions are implemented in AArch32 state. The possible values are:

- 0x0: Cryptographic extensions are not implemented or are disabled.
- 0x1: SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 instructions are implemented.

**SHA1, [11:8]**

Indicates whether SHA1 instructions are implemented in AArch32 state. The possible values are:
 Cryptographic extensions are not implemented or are disabled.

\[ \begin{align*}
\text{0x0} & \quad \text{SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 instructions are implemented.} \\
\text{0x1} & \quad \text{AES, [7:4]} \\
& \quad \text{Indicates whether AES instructions are implemented in AArch32 state. The possible values are:} \\
& \quad \text{0x0} \quad \text{Cryptographic extensions are not implemented or are disabled.} \\
& \quad \text{0x2} \quad \text{AES, AESD, AESMC and AESIMC, plus PMULL and PMULL2 instructions operating on 64-bit data.} \\
\text{SEVL, [3:0]} & \quad \text{Indicates whether the SEVL instruction is implemented. The value is:} \\
& \quad \text{0x1} \quad \text{SEVL implemented to send event local.} \\
\end{align*} \]

To access ID_ISAR5:

```
MRC p15, 0, <Rt>, c0, c2, 5; Read ID_ISAR5 into Rt
```
Appendix A
Revisions

This appendix describes the technical changes between released issues of this book. It contains the following section:

A.1 Revisions

This section describes the technical changes between released issues of this document.

Table A-1  Issue 0000-00

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>First release for r0p0</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Table A-2  Issue 0001-00

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>First release for r0p1</td>
<td>On front page and in document history table.</td>
<td>r0p1</td>
</tr>
<tr>
<td>Product name updated from the Mercury processor to the Cortex-A35 processor.</td>
<td>Everywhere the product name is used.</td>
<td>All versions</td>
</tr>
</tbody>
</table>

Table A-3  Issue 0002-00

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>First release for r0p2</td>
<td>On front page and in document history table.</td>
<td>r0p2</td>
</tr>
</tbody>
</table>

Table A-4  Issue 0100-00

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>First release for r1p0</td>
<td>On front page and in document history table.</td>
<td>r1p0</td>
</tr>
</tbody>
</table>