Arm® Cortex®-A55 Core


Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.

Release Information

<table>
<thead>
<tr>
<th>Issue</th>
<th>Date</th>
<th>Confidentiality</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000-00</td>
<td>30 September 2016</td>
<td>Confidential</td>
<td>First release for r0p0</td>
</tr>
<tr>
<td>0001-00</td>
<td>16 December 2016</td>
<td>Confidential</td>
<td>First release for r0p1</td>
</tr>
<tr>
<td>0100-00</td>
<td>23 June 2017</td>
<td>Non-Confidential</td>
<td>First release for r1p0</td>
</tr>
<tr>
<td>0100-01</td>
<td>15 December 2017</td>
<td>Non-Confidential</td>
<td>Second release for r1p0</td>
</tr>
<tr>
<td>0200-00</td>
<td>30 November 2018</td>
<td>Non-Confidential</td>
<td>First release for r2p0</td>
</tr>
</tbody>
</table>

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2016–2018 Arm Limited (or its affiliates). All rights reserved.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Web Address

http://www.arm.com
Contents


Preface

About this book ..................................................... ..................................................... 18
Feedback .................................................................................................................... 22

Part A  Functional description

Chapter A1  Introduction
A1.1 About the core ................................................................................................. A1-26
A1.2 Features .......................................................................................................... A1-27
A1.3 Implementation options .................................................................................. A1-28
A1.4 Supported standards and specifications ....................................................... A1-29
A1.5 Test features ................................................................................................. A1-30
A1.6 Design tasks .................................................................................................. A1-31
A1.7 Product revisions ......................................................................................... A1-32

Chapter A2  Technical overview
A2.1 Components .................................................................................................. A2-34
A2.2 Interfaces ...................................................................................................... A2-38
A2.3 About system control ................................................................................... A2-39
A2.4 About the Generic Timer ............................................................................... A2-40

Chapter A3  Clocks, resets, and input synchronization
A3.1 About clocks, resets, and input synchronization ........................................... A3-42
A3.2 Asynchronous interface ............................................................................... A3-43
<table>
<thead>
<tr>
<th>Section</th>
<th>Register Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>B1.2</td>
<td>AArch32 architectural system register summary</td>
</tr>
<tr>
<td>B1.3</td>
<td>AArch32 implementation defined register summary</td>
</tr>
<tr>
<td>B1.4</td>
<td>AArch32 registers by functional group</td>
</tr>
<tr>
<td>B1.5</td>
<td>ACTLR, Auxiliary Control Register</td>
</tr>
<tr>
<td>B1.6</td>
<td>ACTLR2, Auxiliary Control Register 2</td>
</tr>
<tr>
<td>B1.7</td>
<td>ADFSR, Auxiliary Data Fault Status Register</td>
</tr>
<tr>
<td>B1.8</td>
<td>AHTCR, Auxiliary Hypervisor Translation Control Register</td>
</tr>
<tr>
<td>B1.9</td>
<td>AIDR, Auxiliary ID Register</td>
</tr>
<tr>
<td>B1.10</td>
<td>AIFSR, Auxiliary Instruction Fault Status Register</td>
</tr>
<tr>
<td>B1.11</td>
<td>AMAIR0, Auxiliary Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>B1.12</td>
<td>AMAIR1, Auxiliary Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>B1.13</td>
<td>ATTBCR, Auxiliary Translation Table Base Control Register</td>
</tr>
<tr>
<td>B1.14</td>
<td>AVTCR, Auxiliary Virtualized Translation Control Register</td>
</tr>
<tr>
<td>B1.15</td>
<td>CCSIDR, Cache Size ID Register</td>
</tr>
<tr>
<td>B1.16</td>
<td>CLIDR, Cache Level ID Register</td>
</tr>
<tr>
<td>B1.17</td>
<td>CPACR, Architectural Feature Access Control Register</td>
</tr>
<tr>
<td>B1.18</td>
<td>CPUACTLR, CPU Auxiliary Control Register</td>
</tr>
<tr>
<td>B1.19</td>
<td>CPUCFR, CPU Configuration Register</td>
</tr>
<tr>
<td>B1.20</td>
<td>CPUECTLR, CPU Extended Control Register</td>
</tr>
<tr>
<td>B1.21</td>
<td>CPUPCR, CPU Private Control Register</td>
</tr>
<tr>
<td>B1.22</td>
<td>CPUPMR, CPU Private Mask Register</td>
</tr>
<tr>
<td>B1.23</td>
<td>CPUPOR, CPU Private Operation Register</td>
</tr>
<tr>
<td>B1.24</td>
<td>CPUPSELR, CPU Private Selection Register</td>
</tr>
<tr>
<td>B1.25</td>
<td>CPUPWRCTLR, CPU Power Control Register</td>
</tr>
<tr>
<td>B1.26</td>
<td>CSSELR, Cache Size Selection Register</td>
</tr>
<tr>
<td>B1.27</td>
<td>CTR, Cache Type Register</td>
</tr>
<tr>
<td>B1.28</td>
<td>DFSR, Data Fault Status Register</td>
</tr>
<tr>
<td>B1.29</td>
<td>DISR, Deferred Interrupt Status Register</td>
</tr>
<tr>
<td>B1.30</td>
<td>ERRIDR, Error ID Register</td>
</tr>
<tr>
<td>B1.31</td>
<td>ERRSELR, Error Record Select Register</td>
</tr>
<tr>
<td>B1.32</td>
<td>ERXADDR, Selected Error Record Address Register</td>
</tr>
<tr>
<td>B1.33</td>
<td>ERXADDR2, Selected Error Record Address Register 2</td>
</tr>
<tr>
<td>B1.34</td>
<td>ERXCTLR, Selected Error Record Control Register</td>
</tr>
<tr>
<td>B1.35</td>
<td>ERXCTLR2, Selected Error Record Control Register 2</td>
</tr>
<tr>
<td>B1.36</td>
<td>ERXFR, Selected Error Record Feature Register</td>
</tr>
<tr>
<td>B1.37</td>
<td>ERXFR2, Selected Error Record Feature Register 2</td>
</tr>
<tr>
<td>B1.38</td>
<td>ERXMISC0, Selected Error Miscellaneous Register 0</td>
</tr>
<tr>
<td>B1.39</td>
<td>ERXMISC1, Selected Error Miscellaneous Register 1</td>
</tr>
<tr>
<td>B1.40</td>
<td>ERXMISC2, Selected Error Record Miscellaneous Register 2</td>
</tr>
<tr>
<td>B1.41</td>
<td>ERXMISC3, Selected Error Record Miscellaneous Register 3</td>
</tr>
<tr>
<td>B1.42</td>
<td>ERXPFGCDNR, Selected Error Pseudo Fault Generation Count Down Register</td>
</tr>
<tr>
<td>B1.43</td>
<td>ERXPFGCTRLR, Selected Error Pseudo Fault Generation Control Register</td>
</tr>
<tr>
<td>B1.44</td>
<td>ERXPFGFR, Selected Pseudo Fault Generation Feature Register</td>
</tr>
<tr>
<td>B1.45</td>
<td>ERXSTATUS, Selected Error Record Primary Status Register</td>
</tr>
<tr>
<td>B1.46</td>
<td>FCSEIDR, FCSE Process ID Register</td>
</tr>
<tr>
<td>B1.47</td>
<td>HACR, Hyp Auxiliary Configuration Register</td>
</tr>
<tr>
<td>B1.48</td>
<td>HACTLR, Hyp Auxiliary Control Register</td>
</tr>
<tr>
<td>B1.49</td>
<td>HACTLR2, Hyp Auxiliary Control Register 2</td>
</tr>
<tr>
<td>B1.50</td>
<td>HADFSR, Hyp Auxiliary Data Fault Status Syndrome Register</td>
</tr>
</tbody>
</table>
Chapter B2

AArch64 system registers

B2.1 AArch64 registers .................................................... B2-286
B2.2 AArch64 architectural system register summary .............................................. B2-287
B2.3 AArch64 implementation defined register summary ................................................. B2-294
B2.4 AArch64 registers by functional group ................................................................. B2-296
B2.5 ACTLR_EL1, Auxiliary Control Register, EL1 ....................................................... B2-304
B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 ....................................................... B2-305
B2.55  HCR_EL2, Hypervisor Configuration Register, EL2 ............................................ B2-377
B2.56  HPFAR_EL2, Hypervisor IPA Fault Address Register, EL2 .................................... B2-379
B2.57  ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0, EL1 ............................ B2-380
B2.58  ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ............ B2-382
B2.59  ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1, EL1 ........... B2-384
B2.60  ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0, EL1 .......... B2-385
B2.61  ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1 ............ B2-387
B2.62  ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2, EL1 .......... B2-389
B2.63  ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1 ....................... B2-390
B2.64  ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1 ....................... B2-392
B2.65  ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0, EL1 ............................. B2-393
B2.66  ID_DFR0_EL1, AArch32 Debug Feature Register 0, EL1 .................................... B2-394
B2.67  ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 ................... B2-396
B2.68  ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 ................. B2-398
B2.69  ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 .................. B2-400
B2.70  ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 ................. B2-402
B2.71  ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 ................. B2-404
B2.72  ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ................. B2-406
B2.73  ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1 .................. B2-408
B2.74  ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 .................. B2-409
B2.75  ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 ................. B2-411
B2.76  ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 .................. B2-413
B2.77  ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 .................. B2-415
B2.78  ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 ................. B2-417
B2.79  ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1 ............................ B2-419
B2.80  ID_PFR1_EL1, AArch32 Processor Feature Register 1, EL1 ............................ B2-421
B2.81  ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1 ............................ B2-423
B2.82  IFSR32_EL2, Instruction Fault Status Register, EL2 ....................................... B2-424
B2.83  LORC_EL1, LORegion Control Register, EL1 .................................................... B2-426
B2.84  LOREA_EL1, LORegion End Address Register, EL1 ........................................ B2-427
B2.85  LORID_EL1, Limited Order Region Identification Register, EL1 .................... B2-428
B2.86  LORN_EL1, LORegion Number Register, EL1 .................................................. B2-429
B2.87  LORSA_EL1, LORegion Start Address Register, EL1 ...................................... B2-430
B2.88  MDCR_EL3, Monitor Debug Configuration Register, EL3 ............................... B2-431
B2.89  MIDR_EL1, Main ID Register, EL1 ................................................................. B2-432
B2.90  MPIDR_EL1, Multiprocessor Affinity Register, EL1 ....................................... B2-434
B2.91  PAR_EL1, Physical Address Register, EL1 ..................................................... B2-436
B2.92  REVIDR_EL1, Revision ID Register, EL1 ......................................................... B2-437
B2.93  RVBAR_EL3, Reset Vector Base Address Register, EL3 .................................... B2-438
B2.94  SCTLR_EL1, System Control Register, EL1 ...................................................... B2-439
B2.95  SCTLR_EL2, System Control Register, EL2 ...................................................... B2-440
B2.96  SCTLR_EL3, System Control Register, EL3 ...................................................... B2-441
B2.97  TCR_EL1, Translation Control Register, EL1 .................................................... B2-442
B2.98  TCR_EL2, Translation Control Register, EL2 .................................................... B2-444
B2.99  TCR_EL3, Translation Control Register, EL3 .................................................... B2-448
B2.100 TTBR0_EL1, Translation Table Base Register 0, EL1 ...................................... B2-450
B2.101 TTBR0_EL2, Translation Table Base Register 0, EL2 .................................... B2-451
B2.102 TTBR0_EL3, Translation Table Base Register 0, EL3 .................................... B2-452
B2.103 TTBR1_EL1, Translation Table Base Register 1, EL1 ..................................... B2-453
B2.104 TTBR1_EL2, Translation Table Base Register 1, EL2 .................................... B2-454
Chapter B3

Error system registers

B3.1 Error system register summary
B3.2 ERR0ADDR, Error Record Address Register
B3.3 ERR0CTRLR, Error Record Control Register
B3.4 ERR0FR, Error Record Feature Register
B3.5 ERR0MISC0, Error Record Miscellaneous Register 0
B3.6 ERR0MISC1, Error Record Miscellaneous Register 1
B3.7 ERR0PFCDNR, Error Pseudo Fault Generation Count Down Register
B3.8 ERR0PFCTR, Error Pseudo Fault Generation Control Register
B3.9 ERR0PFGFR, Error Pseudo Fault Generation Feature Register
B3.10 ERR0STATUS, Error Record Primary Status Register

Chapter B4

GIC registers

B4.1 CPU interface registers
B4.2 AArch32 physical GIC CPU interface system register summary
B4.3 ICC_AP0R0, Interrupt Controller Active Priorities Group 0 Register 0
B4.4 ICC_AP1R0, Interrupt Controller Active Priorities Group 1 Register 0
B4.5 ICC_BPR0, Interrupt Controller Binary Point Register 0
B4.6 ICC_BPR1, Interrupt Controller Binary Point Register 1
B4.7 ICC_CTR, Interrupt Controller Control Register
B4.8 ICC_HSRE, Interrupt Controller Hyp System Register Enable Register
B4.9 ICC_MCTLR, Interrupt Controller Monitor Control Register
B4.10 ICC_MSE, Interrupt Controller Monitor System Register Enable Register
B4.11 ICC_SRE, Interrupt Controller System Register Enable Register
B4.12 AArch32 virtual GIC CPU interface register summary
B4.13 ICC_AP0R0, Interrupt Controller Virtual Active Priorities Group 0 Register 0
B4.14 ICC_AP1R0, Interrupt Controller Virtual Active Priorities Group 1 Register 0
B4.15 ICC_BPR0, Interrupt Controller Virtual Binary Point Register 0
B4.16 ICC_BPR1, Interrupt Controller Virtual Binary Point Register 1
B4.17 ICC_CTR, Interrupt Controller Control Register
B4.18 AArch32 virtual interface control system register summary
B4.19 ICH_AP0R0, Interrupt Controller Hyp Active Priorities Group 0 Register 0
B4.20 ICH_AP1R0, Interrupt Controller Hyp Active Priorities Group 1 Register 0
B4.21 ICH_HCR, Interrupt Controller Hyp Control Register
B4.22 ICH_VMCR, Interrupt Controller Virtual Machine Control Register
B4.23 ICH_VTR, Interrupt Controller VGIC Type Register
B4.24 AArch64 physical GIC CPU interface system register summary
B4.25 ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Register 0, EL1
B4.26 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Register 0, EL1
B4.27 ICC_BPR0_EL1, Interrupt Controller Binary Point Register 0, EL1
B4.28 ICC_BPR1_EL1, Interrupt Controller Binary Point Register 1, EL1
B4.29 ICC_CTR_EL1, Interrupt Controller Control Register, EL1
Part C  

Debug descriptions

Chapter C1  

Debug  
C1.1 About debug methods ................................................................. C1-556  
C1.2 Debug functional description ........................................................ C1-557  
C1.3 Debug register interfaces .............................................................. C1-559  
C1.4 Debug events ............................................................................. C1-561  
C1.5 External debug interface ............................................................... C1-562

Chapter C2  

PMU  
C2.1 About the PMU ........................................................................ C2-564  
C2.2 PMU functional description ........................................................... C2-565  
C2.3 External register access permissions to the PMU registers ............ C2-566  
C2.4 PMU events ................................................................................ C2-567  
C2.5 PMU interrupts ........................................................................... C2-583  
C2.6 Exporting PMU events ................................................................. C2-584

Chapter C3  

ETM  
C3.1 About the ETM ........................................................................ C3-586  
C3.2 ETM trace unit generation options and resources ......................... C3-587  
C3.3 ETM trace unit functional description ........................................... C3-589  
C3.4 Resetting the ETM ..................................................................... C3-590  
C3.5 Programming and reading ETM trace unit registers ..................... C3-591  
C3.6 ETM trace unit register interfaces ............................................... C3-592  
C3.7 Interaction with the PMU and Debug ........................................... C3-593
Part D  Debug registers

Chapter D1  AArch32 Debug Registers
D1.1 AArch32 debug register summary .......................................................... D1-598
D1.2 DBGBCR, Debug Breakpoint Control Registers ..................................... D1-601
D1.3 DBGDEVID, Debug Device ID Register .................................................. D1-604
D1.4 DBGDEVID1, Debug Device ID Register 1 ............................................. D1-606
D1.5 DBGIDR, Debug ID Register .................................................................. D1-607
D1.6 DBGWCR, Debug Watchpoint Control Registers .................................... D1-609

Chapter D2  AArch64 debug registers
D2.1 AArch64 debug register summary ......................................................... D2-612
D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 .................... D2-614
D2.3 DBGCLAIMSET_EL1, Debug Claim Tag Set Register, EL1 ....................... D2-617
D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 .................. D2-618
D2.5 MDSCR_EL1, Monitor Debug System Control Register, EL1 .................. D2-620

Chapter D3  Memory-mapped debug registers
D3.1 Memory-mapped debug register summary ............................................... D3-624
D3.2 EDCIDR0, External Debug Component Identification Register 0 ............. D3-628
D3.3 EDCIDR1, External Debug Component Identification Register 1 ............. D3-629
D3.4 EDCIDR2, External Debug Component Identification Register 2 ............. D3-630
D3.5 EDCIDR3, External Debug Component Identification Register 3 ............. D3-631
D3.6 EDDEVID, External Debug Device ID Register 0 .................................... D3-632
D3.7 EDDEVID1, External Debug Device ID Register 1 .................................. D3-633
D3.8 EDDFR, External Debug Feature Register ............................................. D3-634
D3.9 EDITCTRL, External Debug Integration Mode Control Register .............. D3-636
D3.10 EDPFR, External Debug Processor Feature Register ............................... D3-637
D3.11 EDPIDR0, External Debug Peripheral Identification Register 0 .......... D3-639
D3.12 EDPIDR1, External Debug Peripheral Identification Register 1 ............. D3-640
D3.13 EDPIDR2, External Debug Peripheral Identification Register 2 ............. D3-641
D3.14 EDPIDR3, External Debug Peripheral Identification Register 3 ............. D3-642
D3.15 EDPIDR4, External Debug Peripheral Identification Register 4 ............. D3-643
D3.16 EDPIDRn, External Debug Peripheral Identification Registers 5-7 ............ D3-644
D3.17 EDRCR, External Debug Reserve Control Register ............................... D3-645

Chapter D4  AArch32 PMU Registers
D4.1 AArch32 PMU register summary .......................................................... D4-648
D4.2 PMCEID0, Performance Monitors Common Event Identification Register 0 .............................................. D4-650
D4.3 PMCEID1, Performance Monitors Common Event Identification Register 1 ........................................... D4-654
D4.4 PMCR, Performance Monitors Control Register ..................................... D4-657

Chapter D5  AArch64 PMU registers
D5.1 AArch64 PMU register summary .......................................................... D5-662
D5.2 PMCEID0_EL0, Performance Monitors Common Event Identification Register 0, EL0 .......................... D5-664
D5.3 PMCEID1_EL0, Performance Monitors Common Event Identification Register 1, EL0 .......................... D5-668
D5.4 PMCR_EL0, Performance Monitors Control Register, EL0 ..................... D5-671
Chapter D6  Memory-mapped PMU registers
D6.1 Memory-mapped PMU register summary ......................................................... D6-674
D6.2 PMCFGR, Performance Monitors Configuration Register ......................... D6-678
D6.3 PMCIDR0, Performance Monitors Component Identification Register 0 ........ D6-679
D6.4 PMCIDR1, Performance Monitors Component Identification Register 1 ........ D6-680
D6.5 PMCIDR2, Performance Monitors Component Identification Register 2 ........ D6-681
D6.6 PMCIDR3, Performance Monitors Component Identification Register 3 ........ D6-682
D6.7 PMPIDR0, Performance Monitors Peripheral Identification Register 0 .......... D6-683
D6.8 PMPIDR1, Performance Monitors Peripheral Identification Register 1 .......... D6-684
D6.9 PMPIDR2, Performance Monitors Peripheral Identification Register 2 .......... D6-685
D6.10 PMPIDR3, Performance Monitors Peripheral Identification Register 3 .......... D6-686
D6.11 PMPIDR4, Performance Monitors Peripheral Identification Register 4 .......... D6-687
D6.12 PMPIDRn, Performance Monitors Peripheral Identification Register 5-7 ....... D6-688

Chapter D7  PMU snapshot registers
D7.1 PMU snapshot register summary ................................................................. D7-690
D7.2 PMPCSSR, Snapshot Program Counter Sample Register ......................... D7-691
D7.3 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register ..................... D7-692
D7.4 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register ................... D7-693
D7.5 PMSSSR, PMU Snapshot Status Register .................................................. D7-694
D7.6 PMOVSSR, PMU Overflow Status Snapshot Register ............................ D7-695
D7.7 PMCCNTSR, PMU Cycle Counter Snapshot Register .............................. D7-696
D7.8 PMEVCNTSRn, PMU Cycle Counter Snapshot Registers 0-5 ..................... D7-697
D7.9 PMSSCR, PMU Snapshot Capture Register ............................................. D7-698

Chapter D8  ETM registers
D8.1 ETM register summary ............................................................................... D8-701
D8.2 TRCACATRn, Address Comparator Access Type Registers 0-7 .................. D8-705
D8.3 TRCACVRn, Address Comparator Value Registers 0-7 ............................ D8-707
D8.4 TRCAUTHSTATUS, Authentication Status Register ............................ D8-708
D8.5 TRCAUXXCTRL, Auxiliary Control Register ......................................... D8-709
D8.6 TRCBBCXCTRL, Branch Broadcast Control Register ......................... D8-711
D8.7 TRCCXCTRL, Cycle Count Control Register ......................................... D8-712
D8.8 TRCCICDCTRLR0, Context ID Comparator Control Register 0 ............... D8-713
D8.9 TRCCICDCVR0, Context ID Comparator Value Register 0 ..................... D8-714
D8.10 TRCCIDR0, ETM Component Identification Register 0 ......................... D8-715
D8.11 TRCCIDR1, ETM Component Identification Register 1 ......................... D8-716
D8.12 TRCCIDR2, ETM Component Identification Register 2 ......................... D8-717
D8.13 TRCCIDR3, ETM Component Identification Register 3 ......................... D8-718
D8.14 TRCCLAIMCLR, Claim Tag Clear Register ........................................ D8-719
D8.15 TRCCLAIMSET, Claim Tag Set Register ............................................. D8-720
D8.16 TRCCNTRCLR0, Counter Control Register 0 ........................................ D8-721
D8.17 TRCCNTRCLR1, Counter Control Register 1 ........................................ D8-723
D8.18 TRCCNTRLDVn, Counter Reload Value Registers 0-1 ............................ D8-725
D8.19 TRCCNTVRn, Counter Value Registers 0-1 ........................................ D8-726
D8.20 TRCCONFIGR, Trace Configuration Register ........................................ D8-727
D8.21 TRCDEVAFF0, Device Affinity Register 0 ........................................ D8-730
D8.22 TRCDEVAFF1, Device Affinity Register 1 ........................................ D8-732
D8.23 TRCDEVARCH, Device Architecture Register .................................... D8-733
D8.24 TRCDEVID, Device ID Register .......................................................... D8-734
D8.25 TRCDEVTYPE, Device Type Register ......................................................... D8-735
D8.26 TRCEVENTCTLR0, Event Control 0 Register ........................................ D8-736
D8.27 TRCEVENTCTLR1, Event Control 1 Register .......................................... D8-738
D8.28 TRCEXTINSELR, External Input Select Register ........................................ D8-739
D8.29 TRCIDR0, ID Register 0 .................................................................................. D8-740
D8.30 TRCIDR1, ID Register 1 .................................................................................. D8-742
D8.31 TRCIDR2, ID Register 2 .................................................................................. D8-743
D8.32 TRCIDR3, ID Register 3 .................................................................................. D8-745
D8.33 TRCIDR4, ID Register 4 .................................................................................. D8-747
D8.34 TRCIDR5, ID Register 5 .................................................................................. D8-749
D8.35 TRCIDR6, ID Register 6 .................................................................................. D8-751
D8.36 TRCIDR7, ID Register 7 .................................................................................. D8-752
D8.37 TRCIDR8, ID Register 8 .................................................................................. D8-753
D8.38 TRCIDR9, ID Register 9 .................................................................................. D8-754
D8.39 TRCIDR10, ID Register 10 ............................................................................. D8-756
D8.40 TRCIDR11, ID Register 11 ............................................................................. D8-755
D8.41 TRCIMSPEC0, IMPLEMENTATION SPECIFIC Register 0 ......................... D8-756
D8.42 TRCITATBIDR, Integration ATB Identification Register ............................ D8-757
D8.43 TRCITCTRL, Integration Mode Control Register ........................................ D8-759
D8.44 TRCITATBINR, Integration Instruction ATB In Register .............................. D8-760
D8.45 TRCITATBOUTR, Integration Instruction ATB Out Register ...................... D8-761
D8.46 TRCITIDATAR, Integration Instruction ATB Data Register ....................... D8-762
D8.47 TRCLAR, Software Lock Access Register .................................................. D8-763
D8.48 TRCLSR, Software Lock Status Register ..................................................... D8-764
D8.49 TRCCNTVRn, Counter Value Registers 0-1 .................................................. D8-765
D8.50 TRCOSLAR, OS Lock Access Register ........................................................ D8-766
D8.51 TRCOSLSR, OS Lock Status Register ........................................................... D8-767
D8.52 TRCPDCR, Power Down Control Register .................................................. D8-768
D8.53 TRCPDSR, Power Down Status Register .................................................... D8-769
D8.54 TRCPIDR0, ETM Peripheral Identification Register 0 ............................... D8-770
D8.55 TRCPIDR1, ETM Peripheral Identification Register 1 ................................ D8-771
D8.56 TRCPIDR2, ETM Peripheral Identification Register 2 ................................ D8-772
D8.57 TRCPIDR3, ETM Peripheral Identification Register 3 ................................ D8-773
D8.58 TRCPIDR4, ETM Peripheral Identification Register 4 ................................ D8-774
D8.59 TRCPIDRn, ETM Peripheral Identification Registers 5-7 .............................. D8-775
D8.60 TRCPRGCTLR, Programming Control Register ......................................... D8-776
D8.61 TRCRSCTLrn, Resource Selection Control Registers 2-16 ......................... D8-777
D8.62 TRCSEQEVrn, Sequencer State Transition Control Registers 0-2 ............ D8-778
D8.63 TRCSEQSTEVr, Sequencer Reset Control Register ...................................... D8-780
D8.64 TRCSEQSTR, Sequencer State Register ...................................................... D8-781
D8.65 TRCSSSCCR0, Single-Shot Comparator Control Register 0 ....................... D8-782
D8.66 TRCSSCSR0, Single-Shot Comparator Status Register 0 ............................ D8-783
D8.67 TRCSTALLCTLR, Stall Control Register .................................................. D8-784
D8.68 TRCSTATR, Status Register ........................................................................ D8-785
D8.69 TRCSYNCPR, Synchronization Period Register .......................................... D8-786
D8.70 TRCTRACEIDR, Trace ID Register ............................................................... D8-787
D8.71 TRCTSTCTLr, Global Timestamp Control Register ...................................... D8-788
D8.72 TRCVICTLR, ViewInst Main Control Register ........................................... D8-789
D8.73 TRCVIIECTLR, ViewInst Include-Exclude Control Register .................... D8-791
D8.74 TRCVISSCTLR, ViewInst Start-Stop Control Register .............................. D8-792

Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.
Non-Confidential
Part E

Appendices

Appendix A  AArch32 UNPREDICTABLE Behaviors
A.1 Use of R15 by Instruction ................................................................. Appx-A-798
A.2 UNPREDICTABLE instructions within an IT Block ......................... Appx-A-799
A.3 Load/Store accesses crossing page boundaries ............................... Appx-A-800
A.4 Arm®v8-A Debug UNPREDICTABLE behaviors .............................. Appx-A-801
A.5 Other UNPREDICTABLE behaviors .............................................. Appx-A-804

Appendix B  Revisions
B.1 Revisions ..................................................................................... Appx-B-806
Preface

This preface introduces the Arm® Cortex®-A55 Core Technical Reference Manual.

It contains the following:
• About this book on page 18.
• Feedback on page 22.
About this book

This Technical Reference Manual is for the Cortex-A55 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.

Product revision status

The \texttt{rm}p\texttt{n} identifier indicates the revision status of the product described in this book, for example, r1p2, where:

\begin{itemize}
  \item \texttt{r} \hspace{1em} Identifies the major revision of the product, for example, r1.
  \item \texttt{p} \hspace{1em} Identifies the minor revision or modification status of the product, for example, p2.
\end{itemize}

Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses an Arm core.

Using this book

This book is organized into the following chapters:

\textbf{Part A Functional description}

This part describes the main functionality of the Cortex-A55 core.

\textbf{Chapter A1 Introduction}

This chapter provides an overview of the Cortex-A55 core and its features.

\textbf{Chapter A2 Technical overview}

This chapter describes the structure of the Cortex-A55 core.

\textbf{Chapter A3 Clocks, resets, and input synchronization}

This chapter describes the clocks, resets, and input synchronization of the Cortex-A55 core.

\textbf{Chapter A4 Power management}

This chapter describes the power domains and the power modes in the Cortex-A55 core.

\textbf{Chapter A5 Memory Management Unit}

This chapter describes the Memory Management Unit (MMU) of the Cortex-A55 core.

\textbf{Chapter A6 Level 1 memory system}

This chapter describes the L1 instruction cache and data cache that make up the L1 memory system.

\textbf{Chapter A7 Level 2 memory system}

This chapter describes the L2 memory system.

\textbf{Chapter A8 Reliability, Availability, and Serviceability (RAS)}

This chapter describes the RAS features implemented in the Cortex-A55 core.

\textbf{Chapter A9 Generic Interrupt Controller CPU interface}

This chapter describes the Cortex-A55 core implementation of the Arm Generic Interrupt Controller (GIC) CPU interface.

\textbf{Part B Register Descriptions}

This part describes the system registers of the Cortex-A55 core.

\textbf{Chapter B1 AArch32 system registers}

This chapter describes the system registers in the AArch32 state.

\textbf{Chapter B2 AArch64 system registers}

This chapter describes the system registers in the AArch64 state.
Chapter B3 Error system registers
This chapter describes the error registers accessed by both the AArch32 error registers and the AArch64 error registers.

Chapter B4 GIC registers
This chapter describes the GIC registers.

Part C Debug descriptions
This part describes the debug functionality of the Cortex-A55 core.

Chapter C1 Debug
This chapter describes the debug features of the core.

Chapter C2 PMU
This chapter describes the Performance Monitor Unit (PMU).

Chapter C3 ETM
This chapter describes the Embedded Trace Macrocell (ETM) for the Cortex-A55 core.

Part D Debug registers
This part describes the debug registers of the Cortex-A55 core.

Chapter D1 AArch32 Debug Registers
This chapter describes the debug registers in the AArch32 Execution state and shows examples of how to use them.

Chapter D2 AArch64 debug registers
This chapter describes the debug registers in the AArch64 Execution state and shows examples of how to use them.

Chapter D3 Memory-mapped debug registers
This chapter describes the memory-mapped debug registers and shows examples of how to use them.

Chapter D4 AArch32 PMU Registers
This chapter describes the AArch32 PMU registers and shows examples of how to use them.

Chapter D5 AArch64 PMU registers
This chapter describes the AArch64 PMU registers and shows examples of how to use them.

Chapter D6 Memory-mapped PMU registers
This chapter describes the memory-mapped PMU registers and shows examples of how to use them.

Chapter D7 PMU snapshot registers
PMU snapshot registers are an IMPLEMENTATION DEFINED extension to an Armv8-A compliant PMU to support an external core monitor that connects to a system profiler.

Chapter D8 ETM registers
This chapter describes the ETM registers.

Part E Appendices
This part describes the appendices of the Cortex-A55 core.

Appendix A AArch32 UNPREDICTABLE Behaviors
This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 UNPREDICTABLE behaviors.

Appendix B Revisions
This appendix describes the technical changes between released issues of this book.
Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm® Glossary for more information.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

monospace

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

monospace italic

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

monospace bold

Denotes language keywords when used outside example code.

<and>

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2>

SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

Clock

HIGH to LOW

Transient

HIGH/LOW to HIGH

Bus stable

Bus to high impedance

Bus change

High impedance to stable bus

Figure 1  Key to timing diagram conventions
Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

• HIGH for active-HIGH signals.
• LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name denotes an active-LOW signal.

Additional reading

This book contains information that is specific to this product. See the following documents for other relevant information.

Arm publications

• *Arm*® Architecture Reference Manual Armv8, for Armv8-A architecture profile (DDI 0487).
• *Arm*® DynamIQ™ Shared Unit Technical Reference Manual (100453).
• AMBA® AXI and ACE Protocol Specification AXI3, AXI4, AXI5, ACE and ACE5 (IHI 0022).
• Arm® AMBA® 5 CHI Architecture Specification (IHI 0050).
• Arm® CoreSight™ Architecture Specification v3.0 (IHI 0029).
• Arm® Debug Interface Architecture Specification, ADIv5.0 to ADIv5.2 (IHI 0031).
• AMBA® 4 ATB Protocol Specification (IHI 0032).
• Arm® Generic Interrupt Controller Architecture Specification (IHI 0069).
• Arm® Embedded Trace Macrocell Architecture Specification ETMv4 (IHI 0064).
• AMBA® Low Power Interface Specification Arm® Q-Channel and P-Channel Interfaces (IHI 0068).

The following confidential documents are only available to licensees:

• *Arm*® Cortex®-A55 Core Configuration and Sign-off Guide (100443).
• *Arm*® Cortex®-A55 Core Integration Manual (100445).
• Arm® DynamIQ™ Shared Unit Integration Manual (100455).
• Arm® DynamIQ™ Shared Unit Configuration and Sign-off Guide (100454).

Other publications


Note

Arm floating-point terminology is largely based on the earlier ANSI/IEEE Std 754-1985 issue of the standard. See the *Arm*® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.
Feedback

Feedback on this product
If you have any comments or suggestions about this product, contact your supplier and give:
- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content
If you have comments on content then send an e-mail to errata@arm.com. Give:
- The number 100442_0200_00_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

Note
Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.
Part A
Functional description
Chapter A1
Introduction

This chapter provides an overview of the Cortex-A55 core and its features.

It contains the following sections:

• *A1.1 About the core* on page A1-26.
• *A1.4 Supported standards and specifications* on page A1-29.
• *A1.5 Test features* on page A1-30.
A1.1 About the core

The Cortex-A55 core is a mid-range, low-power core that implements the Armv8-A architecture with support for the Armv8.1-A extension, the Armv8.2-A extension, the RAS extension, the Load acquire (LDAPR) instructions introduced in the Armv8.3-A extension, and the dot product instructions introduced in the Armv8.4-A extension.

The core has a Level 1 (L1) memory system, and private Level 2 (L2) cache. The core is implemented inside the DynamIQ Shared Unit (DSU) as a Little core and is highly configurable with other cores.

The following figure shows an example of a dual-core configuration.

![Figure A1-1 Example dual-core configuration with homogeneous cores](image)

The Cortex-A55 core can also be part of a heterogeneous system. The following figure shows an example in which the Cortex-A55 core and another core are integrated into a shared Level 3 (L3) cluster.

![Figure A1-2 Example quad-core configuration with heterogeneous cores](image)

For more information on the permissible combination of cores in the cluster, see appendix Compatible Core Versions in the Arm® DynamIQ™ Shared Unit Configuration and Sign-off Guide.
A1.2 Features

The Cortex-A55 core includes the following features:

Core Features

• Full implementation of the Armv8.2-A A64, A32, and T32 instruction sets.
• Both the AArch32 and AArch64 execution states at all Exception levels (EL0 to EL3).
• In-order pipeline with direct and indirect branch prediction.
• Separate L1 data and instruction side memory systems with a Memory Management Unit (MMU).
• Support for Arm TrustZone® technology.
• Optional Data Engine unit that implements the Advanced SIMD and floating-point architecture support.
• Optional Cryptographic Extension. This architectural extension is only available if the Data Engine is present.
• Generic Interrupt Controller (GIC) CPU interface to connect to an external distributor.
• Generic Timers interface supporting 64-bit count input from an external system counter.

Cache features

• Optional unified private L2 cache.
• L1 and L2 cache protection in the form of Error Correction Code (ECC) or parity on all RAM instances.

Debug features

• Reliability, Availability, and Serviceability (RAS) Extension.
• Armv8.2-A debug logic.
• Performance Monitoring Unit (PMU).
• Embedded Trace Macrocell (ETM) that supports instruction trace only.
A1.3 Implementation options

The Cortex-A55 core is highly configurable.

Build-time configuration options make it possible to meet functional requirements with the smallest possible area and power. In a configuration with more than one core, all cores have the same build-time configuration except for the L2 cache inclusion and size.

The following table lists the implementation options for a core.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Range of options</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 instruction cache size</td>
<td>• 16KB</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>• 32KB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• 64KB</td>
<td></td>
</tr>
<tr>
<td>L1 data cache size</td>
<td>• 16KB</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>• 32KB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• 64KB</td>
<td></td>
</tr>
<tr>
<td>L2 cache</td>
<td>• Included</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>• Not included</td>
<td></td>
</tr>
<tr>
<td>L2 cache size</td>
<td>• 64KB</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>• 128KB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• 256KB</td>
<td></td>
</tr>
<tr>
<td>ECC or parity core cache protection</td>
<td>• Included</td>
<td>Not available if the L3 cache is implemented without L3 cache protection.</td>
</tr>
<tr>
<td></td>
<td>• Not included</td>
<td></td>
</tr>
<tr>
<td>Advanced SIMD and floating-point support</td>
<td>• Included</td>
<td>There is no option to implement floating-point without Advanced SIMD.</td>
</tr>
<tr>
<td>(including Dot Product instruction support)</td>
<td>• Not included</td>
<td></td>
</tr>
<tr>
<td>Cryptographic Extension</td>
<td>• Included</td>
<td>There is no option to implement the Cryptographic Extension without the Advanced SIMD and floating-point support.</td>
</tr>
<tr>
<td></td>
<td>• Not included</td>
<td></td>
</tr>
<tr>
<td>CoreSight Embedded Logic Analyzer (ELA)</td>
<td>• Optional support</td>
<td>Support for integrating CoreSight ELA-500. The CoreSight ELA-500 is a separately licensable product.</td>
</tr>
<tr>
<td>CoreSight ELA RAM address size</td>
<td>2-25</td>
<td>See the Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Technical Reference Manual for more details about the RAM sizing.</td>
</tr>
<tr>
<td>Page Based Hardware Attributes (PBHA) support</td>
<td>• Included</td>
<td>Support for PBHA. For more information, see Page Based Hardware Attributes on page A5-71.</td>
</tr>
<tr>
<td></td>
<td>• Not included</td>
<td></td>
</tr>
</tbody>
</table>
A1.4 **Supported standards and specifications**

The Cortex-A55 core implements the Armv8-A architecture and some architecture extensions. It also supports various interconnect, interrupt, timer, debug, and trace architectures.

<table>
<thead>
<tr>
<th>Architecture specification or standard</th>
<th>Version</th>
<th>Notes</th>
</tr>
</thead>
</table>
| Arm architecture                       | Armv8-A | • AArch64 and AArch32 execution states at all Exception levels.  
|                                        |         | • A64, A32, and T32 instruction sets. |
| Arm architecture extensions            | • Armv8.1-A extensions.  
|                                        | • Armv8.2-A extensions.  
|                                        | • Advanced SIMD and floating-point support.  
|                                        | • Cryptographic Extension.  
|                                        | • RAS Extension.  
|                                        | • Armv8.3-A LDAPR instructions.  
|                                        | • Armv8.4-A dot product instructions. | • You cannot implement floating-point without Advanced SIMD.  
|                                        |         | • You cannot implement the Cryptographic Extension without the Advanced SIMD and floating-point support.  
|                                        |         | • The Cortex-A55 core implements the LDAPR instructions introduced in the v8.3 extensions.  
|                                        |         | • The Cortex-A55 core optionally implements the SDOT and UDOT instructions introduced in the v8.4 extensions. |
| Generic Interrupt Controller           | GICv4   | -     |
| PMU                                    | PMUv3   | -     |
| Debug                                  | Armv8-A | With support for the debug features added by the Armv8.2-A extensions. |
| CoreSight                              | CoreSightv3 | - |
| Embedded Trace Macrocell               | ETMv4.2 | -     |

See *Additional reading on page 21* for a list of architectural references.
A1.5 Test features

The Cortex-A55 core provides test signals that enable the use of both Automatic Test Pattern Generation (ATPG) and Memory Built-In Self Test (MBIST) to test the core logic and memory arrays.

For more information, see the Arm® Cortex®-A55 Core Integration Manual.
A1.6 Design tasks

The Cortex-A55 core is delivered as a synthesizable Register Transfer Level (RTL) description in Verilog HDL. Before you can use the Cortex-A55 core, you must implement it, integrate it, and program it.

A different party can perform each of the following tasks. Each task can include implementation and integration choices that affect the behavior and features of the core.

**Implementation**

The implementer configures and synthesizes the RTL to produce a hard macrocell. This task includes integrating RAMs into the design.

**Integration**

The integrator connects the macrocell into a SoC. This task includes connecting it to a memory system and peripherals.

**Programming**

In the final task, the system programmer develops the software to configure and initialize the core and tests the application software.

The operation of the final device depends on the following:

**Build configuration**

The implementer chooses the options that affect how the RTL source files are pre-processed. These options usually include or exclude logic that affects one or more of the area, maximum frequency, and features of the resulting macrocell.

**Configuration inputs**

The integrator configures some features of the core by tying inputs to specific values. These configuration settings affect the start-up behavior before any software configuration is made. They can also limit the options available to the software.

**Software configuration**

The programmer configures the core by programming particular values into registers. The configuration choices affect the behavior of the core.
A1.7 Product revisions

This section indicates the first release and, in subsequent releases, describes the differences in functionality between product revisions.

- **r0p0** First release.
- **r0p1** Further development and optimization of the product.
- **r1p0** Addition of the dot product instructions that are introduced in the v8.4 architecture extensions.
- **r2p0** Addition of PBHA support and support for more L3 cache sizes.
Chapter A2
Technical overview

This chapter describes the structure of the Cortex-A55 core.

It contains the following sections:
- A2.1 Components on page A2-34.
- A2.2 Interfaces on page A2-38.
- A2.3 About system control on page A2-39.
- A2.4 About the Generic Timer on page A2-40.
A2.1 Components

The cluster consists of:

- One to eight cores.
- The *DynamiQ Shared Unit* (DSU), which connects the cores to an external memory system.

For more information, see the *Arm® DynamiQ™ Shared Unit Technical Reference Manual*.

The following figure includes a top-level functional diagram of a core.

![Core block diagram](image)

* Optional

**Note**

There are multiple asynchronous bridges between the Cortex-A55 core and the DSU. Only the coherent interface between the Cortex-A55 core and the DSU can be configured to run synchronously, however it does not affect the other interfaces such as debug, trace, and GIC which are always asynchronous. For
more information on how to set the coherent interface to run either synchronously or asynchronously, see Configuration Guidelines in the Arm® DynamIQ™ Shared Unit Configuration and Sign-off Guide.

**Instruction Fetch Unit (IFU)**

The IFU fetches instructions from the instruction cache or from external memory and predicts the outcome of branches in the instruction stream. It passes the instructions to the Data Processing Unit (DPU) for processing.

**Data Processing Unit (DPU)**

The DPU decodes and executes instructions. It executes instructions that require data transfer to or from the memory system by interfacing to the Data Cache Unit (DCU). The DPU includes the PMU, the Advanced SIMD and floating-point support, and the Cryptographic Extension.

**PMU**

The PMU provides six performance monitors that can be configured to gather statistics on the operation of each core and the memory system. The information can be used for debug and code profiling.

**Advanced SIMD and floating-point support**

Advanced SIMD is a media and signal processing architecture that adds instructions primarily for audio, video, 3D graphics, image and speech processing. The floating-point architecture provides support for single-precision and double-precision floating-point operations.

All scalar floating-point instructions are available in the A64 instruction set.

All VFP instructions are available in the A32 and T32 instruction sets.

The A64 instruction set offers additional Advanced SIMD instructions, including double-precision floating-point vector operations.

**Note**

The Advanced SIMD architecture, its associated implementations, and supporting software, are also referred to as NEON™ technology.

**Cryptographic Extension**

The optional Cortex-A55 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. It is a configuration option that can be set when configuring and integrating the core into a system and applies to all cores. The Cryptographic Extension adds new instructions to Advanced SIMD that accelerate:

- *Advanced Encryption Standard* (AES) encryption and decryption.
- *The Secure Hash Algorithm* (SHA) functions SHA-1, SHA-224, and SHA-256.
- Finite field arithmetic used in algorithms such as *Galois/Counter Mode* and *Elliptic Curve Cryptography*.

**Memory Management Unit (MMU)**

The MMU provides fine-grained memory system control through a set of virtual-to-physical address mappings and memory attributes that are held in translation tables. These are saved into the Translation Lookaside Buffer (TLB) when an address is translated. The TLB entries include global and Address Space Identifiers (ASIDs) to prevent context switch TLB flushes. They also include Virtual Machine Identifiers (VMIDs) to prevent TLB flushes on virtual machine switches by the hypervisor.

**L1 TLBs**

The first level of caching for the translation table information is an L1 TLB. It is implemented on both of the instruction and data sides. All TLB-related maintenance operations result in flushing both the instruction and data L1 TLBs.
L2 TLB

A unified L2 TLB handles the misses from the L1 TLBs.

In implementations with core cache protection, parity bits protect the TLB RAMs by enabling the detection of any single-bit error. If an error is detected, the entry is invalidated and fetched again.

L1 memory system

The L1 memory system includes the DCU, the Store Buffer (STB), and the Bus Interface Unit (BIU).

DCU

The DCU manages all load and store operations.

The L1 data cache RAMs are protected using Error Correction Codes (ECC). The ECC scheme is Single Error Correct Double Error Detect (SECDED). The DCU includes a combined local and global exclusive monitor that is used by Load-Exclusive and Store-Exclusive instructions.

STB

The STB holds store operations when they have left the load/store pipeline in the DCU and have been committed by the DPU. The STB can request access to the L1 data cache, initiate linefills, or write to L2 and L3 memory systems.

The STB is also used to queue maintenance operations before they are broadcast to other cores in the cluster.

BIU

The BIU contains the interface to the L2 memory system and buffers to decouple the interface from the L1 data cache and STB.

L2 memory system

The L2 memory system contains the L2 cache. The L2 cache is optional and private to each core. The L2 cache is 4-way set associative, supports 64-byte cache lines, and has a configurable cache RAM size between 64KB and 256KB. The L2 memory system is connected to the DynamIQ Shared Unit through an optional asynchronous bridge.

GIC CPU interface

The GIC CPU interface, when integrated with an external distributor component, is a resource for supporting and managing interrupts in a cluster system.

DynamIQ™ Shared Unit

The DynamIQ Shared Unit (DSU) contains the L3 cache and logic required to maintain coherence between the cores in the cluster. For more information, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

Debug and trace components

The Cortex-A55 core supports a range of debug, test, and trace options including:

- Six performance event counters, provided by the PMU, and one cycle counter.
- Six hardware breakpoints, and four watchpoints.
- Per-core instruction trace only ETM.
- Per-core support for an ELA-500.
- AMBA 4 APB interfaces between the cluster and the DebugBlock.

Details of the core-specific debug elements can be found in this document. For information on the cluster debug and trace components supported by the Cortex-A55 core, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
Related reference
Chapter A5 Memory Management Unit on page A5-61
Chapter A6 Level 1 memory system on page A6-73
Chapter A7 Level 2 memory system on page A7-93
Chapter A9 Generic Interrupt Controller CPU interface on page A9-109
Chapter C1 Debug on page C1-555
Chapter C2 PMU on page C2-563
Chapter C3 ETM on page C3-585
A2.2 Interfaces

The Cortex-A55 core has several interfaces to connect it to a SoC. The DSU manages all interfaces.

For information on the interfaces, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
A2.3 About system control

The system registers control and provide status information for the functions that the core implements.

The main functions of the system registers are:

- Overall system control and configuration.
- MMU configuration and management.
- Cache configuration and management.
- System performance monitoring.
- GiC configuration and management.

The system registers are accessible in the AArch64 and AArch32 Execution states. Some of the system registers are accessible through the external debug interface.
A2.4 About the Generic Timer

The Generic Timer can schedule events and trigger interrupts that are based on an incrementing counter value. It generates timer events as active-LOW interrupt outputs and event streams.

The Cortex-A55 core provides a set of timer registers. The timers are:

- An EL1 Non-secure physical timer.
- An EL2 Hypervisor physical timer.
- An EL3 Secure physical timer.
- A virtual timer.
- A Hypervisor virtual timer.

The Cortex-A55 core does not include the system counter. This resides in the SoC. The system counter value is distributed to the core with a 64-bit bus.

For more information on the Generic Timer, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual and the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
Chapter A3
Clocks, resets, and input synchronization

This chapter describes the clocks, resets, and input synchronization of the Cortex-A55 core.

It contains the following sections:

• A3.1 About clocks, resets, and input synchronization on page A3-42.
• A3.2 Asynchronous interface on page A3-43.
A3.1 About clocks, resets, and input synchronization

The Cortex-A55 core supports hierarchical clock gating.

The Cortex-A55 core contains several interfaces that connect to other components in the system. These interfaces can be in the same clock domain or in other clock domains.

For information about clocks, resets, and input synchronization, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
A3.2 Asynchronous interface

Your implementation can include an optional asynchronous interface between the core and the DSU top level.

See the *Arm® DynamIQ™ Shared Unit Technical Reference Manual* for more information.
A3 Clocks, resets, and input synchronization
A3.2 Asynchronous interface
Chapter A4
Power management

This chapter describes the power domains and the power modes in the Cortex-A55 core.

It contains the following sections:
• A4.1 About power management on page A4-46.
• A4.2 Voltage domains on page A4-47.
• A4.3 Power domains on page A4-48.
• A4.4 Architectural clock gating modes on page A4-50.
• A4.5 Power control on page A4-52.
• A4.6 Power modes on page A4-53.
• A4.7 Encoding for power modes on page A4-57.
• A4.8 Power down sequence on page A4-58.
• A4.9 Debug over powerdown on page A4-59.
A4.1 About power management

The Cortex-A55 core provides mechanisms to control both dynamic and static power dissipation.

The dynamic power management includes the following features:

- Architectural clock gating.
- Per-core Dynamic Frequency Scaling (DFS).

The static power management includes the following features:

- Dynamic retention.
- Powerdown.

Related reference

A4.3 Power domains on page A4-48
A4.5 Power control on page A4-52
A4.2 Voltage domains

The Cortex-A55 core supports a VCPU voltage domain and a VSYS voltage domain.

The following figure shows the VCPU and VSYS voltage domains in each Cortex-A55 core and in the DSU. The example shows a configuration with four Cortex-A55 cores.

Asynchronous bridge logic exists between the voltage domains. The Cortex-A55 core logic and core clock domain of the asynchronous bridge are in the VCPU voltage domain. The DSU clock domain of the asynchronous bridge is in the VSYS voltage domain.

Note

You can tie VCPU and VSYS to the same supply if one of the following conditions is met:
- The core is configured to run synchronously with the DSU sharing the same clock.
- The core is not required to support DVFS.
A4.3 Power domains

The Cortex-A55 core supports multiple power domains.

The following figure shows the power domains in the Cortex-A55 core. The colored boxes indicate the PDADVSIMD, PDCPU, and PDSYS power domains, with respective voltage domains shown in dotted lines.

In a DSU cluster, there might be multiple Cortex-A55 cores. The following figure shows the power domains for four Cortex-A55 cores in a DSU cluster. Everything in the same color is part of the same power domain. The number of power domains increases based on the number of cores present. This example only shows the power domains that are associated with the Cortex-A55 cores. For information
on the other power domains required for a DSU cluster, see the Power management chapter of the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

![DSU Cluster Diagram](image)

**Figure A4-3  Cortex-A55 power domains**

--- Note ---

You do not need to use the full flexibility that the Cortex-A55 clock, voltage, and power domains provide.

The Advanced SIMD and floating-point block in each core is also part of the power domain for that core. However, to support independent retention control, each Advanced SIMD and floating-point block also has its own power domain for isolation from the surrounding domain.

The following table shows the power domains that the Cortex-A55 core supports.

**Table A4-1  Power domain description**

<table>
<thead>
<tr>
<th>Power domain</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PDCPU&lt;n&gt;</td>
<td>This domain contains all ananke_cpu logic and cpu clock domain logic of the asynchronous bridge. It also includes the optional Advanced SIMD and floating-point block, the L1 and L2 TLBs, L1 and L2 core RAMs, and debug registers that are associated with the core. &lt;n&gt; where n is the core number in the range 0-7. The number represents core 0, core 1, core 2, to core 7. If a core is not present, the corresponding power domain is not present.</td>
</tr>
<tr>
<td>PDADVSIMD&lt;n&gt;</td>
<td>This is an optional power domain for Advanced SIMD and floating-point block to implement dynamic retention. &lt;n&gt; where n is the core number in the range 0-7. The number represents core 0, core 1, core 2, to core 7. If a core is not present, the corresponding power domain is not present.</td>
</tr>
<tr>
<td>PDSYS</td>
<td>This domain contains the cluster clock domain logic of the asynchronous bridge.</td>
</tr>
</tbody>
</table>

Clamping cells between power domains are inferred rather than instantiated in the RTL.
A4.4 Architectural clock gating modes

When the Cortex-A55 core is in standby mode, it is architecturally clock gated at the top of the clock tree.

*Wait for Interrupt* (WFI) and *Wait for Event* (WFE) are features of Armv8-A architecture that put the core in a low-power standby mode by architecturally disabling the clock at the top of the clock tree. The core is fully powered and retains all the state in standby mode.

### A4.4.1 Core Wait for Interrupt

WFI puts the core in a low-power state by disabling most of the clocks in the core, while keeping the core powered up.

There is a small dynamic power overhead from the logic that is required to wake up the core from WFI low-power state. Other than this, the power that is drawn is reduced to static leakage current only.

When the core executes the WFI instruction, the core waits for all instructions in the core to retire before it enters low-power state. The WFI instruction ensures that all explicit memory accesses that occurred before the WFI instruction in program order have retired.

In addition, the WFI instruction ensures that store instructions have updated the cache or have been issued to the L3 memory system.

While the core is in WFI low-power state, the clocks in the core are temporarily enabled without causing the core to exit WFI low-power state when any of the following events are detected:

- An L3 snoop request that must be serviced by the core data caches.
- A cache or TLB maintenance operation that must be serviced by the core L1 instruction cache, data cache, TLB, or L2 cache.
- An APB access to the debug or trace registers residing in the core power domain.
- A GIC CPU access through the AXI4 stream channel.

Exit from WFI low-power state occurs when one of the following occurs:

- The core detects one of the WFI wake-up events.
- The core detects a reset.

For more information, see the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

### A4.4.2 Core Wait for Event

WFE is a feature of the Armv8-A architecture. It uses a locking mechanism based on events, to put the core in a low-power state by disabling most of the clocks in the core, while keeping the core powered up.

There is a small dynamic power overhead from the logic that is required to wake up the core from WFE low-power state. Other than this, the power that is drawn is reduced to static leakage current only.

A core enters into WFE low-power state by executing the WFE instruction. When the WFE instruction executes, the core waits for all instructions in the core to complete before it enters the idle or low-power state.

If the event register is set, execution of WFE does not cause entry into standby state, but clears the event register.

While the core is in WFE low-power state, the clocks in the core are temporarily enabled without causing the core to exit WFE low-power state when any of the following events are detected:

- An L3 snoop request that must be serviced by the core data caches.
- A cache or TLB maintenance operation that must be serviced by the core L1 instruction cache, data cache, TLB, or L2 cache.
- An APB access to the debug or trace registers residing in the core power domain.
- A GIC CPU access through the AXI4 stream channel.
Exit from WFE low-power state occurs when one of the following occurs:

- The core detects one of the WFE wake-up events.
- The EVENTI input signal is asserted.
- The core detects a reset.

For more information, see the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

Related reference

*A4.8 Power down sequence on page A4-58*
A4.5 Power control

All power mode transitions are performed at the request of the power controller, using a P-Channel interface to communicate with the Cortex-A55 core.

There is one P-Channel per core, plus one P-Channel for the cluster. The Cortex-A55 core provides the current requirements on the PACTIVE signals, so that the power controller can make decisions and request any change with PREQ and PSTATE. The Cortex-A55 core then performs any actions necessary to reach the requested power mode, such as gating clocks, flushing caches, or disabling coherency, before accepting the request.

If the request is not valid, either because of an incorrect transition or because the status has changed so that state is no longer appropriate, then the request is denied. The power mode of each core can be independent of other cores in the cluster, however the cluster power mode is linked to the mode of the cores.
A4.6 Power modes

The following figure shows the supported modes for each core domain, and the legal transitions between them.

![Cortex-A55 Core Power Domain Mode Transitions](image)

**Figure A4-4 Cortex-A55 Core Power Domain Mode Transitions**

The darker (blue) blocks indicate the modes that the core can be initialized into. The dotted line transition from On to Core Dynamic Retention is only allowed if SIMD retention is not implemented or has been disabled.

The power domains can be controlled independently to give different combinations when powered-up and powered-down.

However, only some powered-up and powered-down domain combinations are valid and supported. The following table describes the power modes, and the corresponding supported power domain states for individual cores.

--- **Caution** ---

States that are not shown in the following tables are unsupported and must not occur.

<table>
<thead>
<tr>
<th>Power mode</th>
<th>Power domain</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug recovery</td>
<td>On On</td>
<td>Core on. Advanced SIMD and floating-point block on. Block is active.</td>
</tr>
<tr>
<td>On</td>
<td>On On</td>
<td>Core on. Advanced SIMD and floating-point block on. Block is active.</td>
</tr>
<tr>
<td>SIMD dynamic retention</td>
<td>On Ret</td>
<td>Core on. Advanced SIMD and floating-point block in retention. Block is active.</td>
</tr>
<tr>
<td>Core dynamic retention</td>
<td>Ret Ret</td>
<td>Core retention. Core logic and Advanced SIMD and floating-point block in retention. Logic and RAM retention power only.</td>
</tr>
<tr>
<td>Off (emulated)</td>
<td>On On</td>
<td>Core on. Advanced SIMD and floating-point block on. Block is active.</td>
</tr>
<tr>
<td>Off</td>
<td>Off Off</td>
<td>Core off. Power to the block is gated.</td>
</tr>
</tbody>
</table>
Deviating from the legal power modes can lead to unpredictable results. You must comply with the dynamic power management and powerup and powerdown sequences described in the following sections.

This section contains the following subsections:

- **A4.6.1 On** on page A4-54.
- **A4.6.2 Off** on page A4-54.
- **A4.6.3 Off (emulated)** on page A4-54.
- **A4.6.4 SIMD dynamic retention** on page A4-54.
- **A4.6.5 Core dynamic retention** on page A4-55.
- **A4.6.6 Debug recovery** on page A4-55.

### A4.6.1 On

In this mode, the core is on and fully operational.

The core can be initialized into the On mode. If the core does not use P-Channel, you can tie the core in the On mode by tying \texttt{PREQ} LOW.

When a transition to the On mode completes, all caches are accessible and coherent. Other than the normal architectural steps to enable caches, no additional software configuration is required.

When the core domain P-Channel is initialized into the On mode, either as a shortcut for entering that mode or as a tie-off for an unused P-Channel, it is an assumed transition from the Off mode. This includes an invalidation of any cache RAM within the core domain.

### A4.6.2 Off

The Cortex-A55 core supports a full shutdown mode where power can be removed completely and no state is retained.

The shutdown can be for either the whole cluster or just for an individual core, which allows other cores in the cluster to continue operating.

In this mode, all core logic and RAMs are off. The domain is inoperable and all core state is lost. The L1 and L2 caches are disabled, flushed and the core is removed from coherency automatically on transition to Off mode.

A Cold reset can reset the core in this mode.

The core P-Channel can be initialized into this mode.

An attempted debug access when the core domain is off returns an error response on the internal debug interface indicating the core is not available.

### A4.6.3 Off (emulated)

In this mode, all core domain logic and RAMs are kept on. However, core warm reset can be asserted externally to emulate a power off scenario while keeping core debug state and allowing debug access.

All debug registers must retain their mode and be accessible from the external debug interface. All other functional interfaces behave as if the core were Off.

### A4.6.4 SIMD dynamic retention

In this mode, the Advanced SIMD and floating-point logic is in retention (inoperable but with state retained) and the remainder of the core logic is operational.

This means that if an Advanced SIMD and floating-point instruction is executed while in this mode, it is stalled until the core enters the On mode.

When the Advanced SIMD and floating-point logic is in retention, the clock to the logic is automatically gated outside of the retained domain.

The SIMD dynamic retention is controlled by the CPUPWRCTRL.SIMD_RET_CTRL bit.
A4.6.5 Core dynamic retention

In this mode, all core logic and RAMs are in retention and the core domain is inoperable. The core can be entered into this power mode when it is in WFI or WFE mode.

The core dynamic retention can be enabled and disabled separately for WFI and WFE by software running on the core. Separate timeout values can be programmed for entry into this mode from WFI and WFE mode:

- Use the CPUPWRCTLR.WFI_RET_CTRL register bits to program timeout values for entry into core dynamic retention mode from WFI mode.
- Use the CPUPWRCTRL.WFE_RET_CTRL register bits to program timeout values for entry into core dynamic retention mode from WFE mode.

When in dynamic retention and the core is synchronous to the cluster, the clock to the core is automatically gated outside of the domain. However, if the core is running asynchronous to the cluster, the system integrator must gate the clock externally during core dynamic retention. For more information, see the Arm® DynamIQ™ Shared Unit Configuration and Sign-off Guide.

The outputs of the domain must be isolated to prevent buffers without power from propagating unknown values to any operational parts of the system.

When the core is in dynamic retention there is support for Snoop, GIC, and debug access, so the core appears as if it were in WFI or WFE mode. When such an incoming access occurs, it stalls and the On PACTIVE bit is set HIGH. The incoming access proceeds when the domain is returned to On using P-Channel.

When the incoming access completes, and if the core has not exited WFI or WFE mode, then the On PACTIVE bit is set LOW after the programmed retention timeout. The power controller can then request to reenter the core dynamic retention mode.

### Note

If SIMD dynamic retention is implemented and enabled, then the core does not indicate on PACTIVE that it can enter core dynamic retention until it is already in SIMD dynamic retention.

A4.6.6 Debug recovery

Debug recovery can be used to assist debug of external watchdog-triggered reset events.

It allows contents of the core L1 data and L2 caches that were present before the reset to be observable after the reset. The contents of the caches are retained and are not altered on the transition back to the On mode.

By default, the core invalidates its caches when transitioning from Off to On mode. If P-Channel is initialized to debug recovery, and the core is cycled through Cold or Warm reset along with system resets, then the cache invalidation is disabled. The cache contents are preserved when the core is transitioned to the On mode.

Debug recovery also supports preserving Reliability, Availability, and Serviceability (RAS) state, in addition to the cache contents. In this case, a transition to debug recovery is made from any of the current
states. Once in debug recovery mode, a cluster-wide Warm reset must be applied externally. The RAS and cache state are preserved when the core is transitioned to the On mode.

——— Caution ————

Debug recovery is strictly for debug purposes. It must not be used for functional purposes, as correct operation of the caches is not guaranteed when entering this mode.

- This mode can occur at any time with no guarantee of the state of the core. A P-Channel request of this type is accepted immediately, therefore its effects on the core, cluster, or the wider system are unpredictable, and a wider system reset might be required. In particular, if there were outstanding memory system transactions at the time of the reset, then these might complete after the reset when the core is not expecting them and cause a system deadlock.

- If the system sends a snoop to the cluster during this mode, then depending on the cluster state, the snoop might get a response and disturb the contents of the caches, or it might not get a response and cause a system deadlock.
### A4.7 Encoding for power modes

The following table shows the encodings for the supported modes for each core domain P-Channel.

<table>
<thead>
<tr>
<th>Power Mode</th>
<th>Short Name</th>
<th>PACTIVE Bit Number</th>
<th>PSTATE value(^a)</th>
<th>Power Mode Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Debug Recovery</td>
<td>DEBUG_RECOV</td>
<td>-</td>
<td>0b001010</td>
<td>Logic is off (or in reset), RAM state is retained and not invalidated when transition to On mode.</td>
</tr>
<tr>
<td>On</td>
<td>ON</td>
<td>8</td>
<td>0b001000</td>
<td>All powerup.</td>
</tr>
<tr>
<td>SIMD Dynamic Retention</td>
<td>FUNC_RET</td>
<td>7</td>
<td>0b000111</td>
<td>SIMD logic is in retention and inoperable. All other logic is on and operational.</td>
</tr>
<tr>
<td>Core Dynamic Retention</td>
<td>FULL_RET</td>
<td>5</td>
<td>0b000101</td>
<td>Logic and RAM State are inoperable but retained.</td>
</tr>
<tr>
<td>Off (Emulated)</td>
<td>OFF_EMU</td>
<td>1</td>
<td>0b000001</td>
<td>On with Warm reset asserted, debug state is retained and accessible.</td>
</tr>
<tr>
<td>Off</td>
<td>OFF</td>
<td>0 (implicit)(^b)</td>
<td>0b000000</td>
<td>All powerdown.</td>
</tr>
</tbody>
</table>

\(^a\) PSTATE[5-4] are don't care.

\(^b\) It is tied off to 0 and should be inferred when all other PACTIVE bits are LOW. For more information, see the AMBA® Low Power Interface Specification Arm® Q-Channel and P-Channel Interfaces.
A4.8 Power down sequence

The Cortex-A55 core uses the following power down sequence.

To power down a core, perform the following programming sequence:

1. Save all architectural state.
2. Configure the GIC distributor to disable or reroute interrupts away from this core.
3. Set the CPUPWRCTL_CORE_PWRDN_EN bit to 1 to indicate to the power controller that a powerdown is requested.
4. Execute an Instruction Synchronization Barrier (ISB) instruction.
5. Execute a WFI instruction.

After executing WFI and then receiving a powerdown request from the power controller, the hardware performs the following:

- Disabling and flushing of caches (L1 and L2).
- Removal of the core from coherency.

Note

When the CPUPWRCTL_CORE_PWRDN_EN bit is set, executing a WFI instruction automatically masks all interrupts and wake-up events in the core. As a result, applying reset is the only way to wake up the core from this WFI.

Related reference

B2.35 CPUPWRCTL_EL1, Power Control Register, EL1 on page B2-351
A4.9 Debug over powerdown

The Cortex-A55 core supports debug over powerdown, which allows a debugger to retain its connection with the core even when powered down. This enables debug to continue through powerdown scenarios, rather than having to re-establish a connection each time the core is powered up.

The debug over powerdown logic is part of the DebugBlock, which is external to the cluster, and must remain powered on during the debug over powerdown process.

See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
Chapter A5
Memory Management Unit

This chapter describes the Memory Management Unit (MMU) of the Cortex-A55 core.

It contains the following sections:

- A5.1 About the MMU on page A5-62.
- A5.2 TLB organization on page A5-64.
- A5.3 TLB match process on page A5-65.
- A5.4 Translation table walks on page A5-66.
- A5.5 MMU memory accesses on page A5-67.
- A5.6 Responses on page A5-69.
- A5.7 Page Based Hardware Attributes on page A5-71.
A5.1 About the MMU

The Memory Management Unit (MMU) is responsible for translating addresses of code and data Virtual Addresses (VA) to Physical Addresses (PAs) in the real system. The MMU also controls memory access permissions, memory ordering, and cache policies for each region of memory.

A5.1.1 Main functions

The three main functions of the MMU are to:

- Control the translation table walk hardware that accesses translation tables in main memory.
- Translate Virtual Addresses (VAs) to Physical Addresses (PAs).
- Provide fine-grained memory system control through a set of virtual-to-physical address mappings and memory attributes that are held in translation tables.

Each stage of address translation uses a set of address translations and associated memory properties that are held in memory mapped tables called translation tables. Translation table entries can be cached into a Translation Lookaside Buffer (TLB).

The following table describes the components included in the MMU.

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction L1 TLB</td>
<td>15 entries, fully associative</td>
</tr>
<tr>
<td>Data L1 TLB</td>
<td>16 entries, fully associative</td>
</tr>
<tr>
<td>L2 TLB</td>
<td>1024 entries, 4-way set associative</td>
</tr>
<tr>
<td>Walk cache RAM</td>
<td>64 entries, 4-way set associative</td>
</tr>
<tr>
<td>IPA cache RAM</td>
<td>64 entries, 4-way set associative</td>
</tr>
</tbody>
</table>

L2 TLB entries contain global and Address Space Identifiers (ASID) to prevent context switch TLB flushes.

The TLB entries contain a Virtual Machine Identifier (VMID) to prevent context switch TLB flushes on virtual machine switches by the hypervisor.

The Cortex-A55 core supports a 40-bit physical address range, which allows 1TB of physical memory to be addressed.

A5.1.2 AArch32 and AArch64 behavior differences

The Cortex-A55 core is an Armv8-A compliant core that supports execution in both AArch32 and AArch64 states.

The following table shows the behavior differences between both execution states.
Table A5-2  AArch32 and AArch64 behavior differences

<table>
<thead>
<tr>
<th></th>
<th>AArch32</th>
<th>AArch64</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address translation</td>
<td>The Armv8-A address translation system resembles the Armv7 address translation system with Large Physical Address Extension (LPAE) and Virtualization Extensions.</td>
<td>The Armv8-A address translation system resembles an extension to the Long descriptor format address translation system to support the expanded virtual and physical address space.</td>
</tr>
<tr>
<td>Translation granule</td>
<td>4KB for both Virtual Memory System Architecture (VMSA) and LPAE.</td>
<td>4KB, 16KB, or 64KB for LPAE.</td>
</tr>
<tr>
<td>ASID size</td>
<td>8 bits.</td>
<td>8 or 16 bits, depending on the value of TCR_ELx.AS</td>
</tr>
<tr>
<td>VMID size</td>
<td>8 bits.</td>
<td>8 or 16 bits, depending on the value of VTCR_EL2.VS</td>
</tr>
<tr>
<td>PA size</td>
<td>40 bits only.</td>
<td>Maximum 40 bits. Any configuration of TCR_ELx.IPS over 40 bits is considered as 40 bits. You can enable or disable each stage of the address translation independently.</td>
</tr>
</tbody>
</table>

The Cortex-A55 core also supports the Virtualization Host Extension (VHE) including ASID space for EL2. When VHE is implemented and enabled, EL2 has the same behavior as EL1.

See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information on concatenated translation tables and for address translation formats.
A5.2 TLB organization

The Translation Lookaside Buffer (TLB) is a cache of recently executed page translations within the MMU. The Cortex-A55 core implements a two-level TLB structure. The L2 TLB stores all page sizes and is responsible for breaking these down into smaller pages when required for the data-side or instruction-side L1 TLB.

TLB lockdown is not supported.

After reset, an Invalidate All operation is executed and all entries in the TLB are invalidated.

A5.2.1 L1 TLB

The first level of caching for the translation table information is an L1 TLB, implemented on each of the instruction and data sides.

The Cortex-A55 L1 instruction TLB supports 4KB, 16KB, 64KB, and 2MB pages.

The Cortex-A55 L1 data TLB supports 4KB pages only.

Any other page sizes are fractured after the L2 TLB and the appropriate page size sent to the L1 TLB.

All TLB maintenance operations affect both the L1 instruction and data TLBs and cause them to be invalidated.

A5.2.2 L2 TLB

A unified L2 TLB handles any misses from the L1 instruction and data TLBs.

- A 4-way, set-associative, 1024-entry cache.
- Supports all Virtual Memory System Architecture (VMSA) block sizes, except for 1GB, as described in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile. See VMSAv8 in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.

If a 1GB block is fetched, it is split into 512MB blocks and the appropriate block for the lookup is stored.

Accesses to the L2 TLB take a variable number of cycles, based on:

- Competing requests from the L1 TLBs.
- TLB maintenance operations in flight.
- Different page size mappings in use.

A5.2.3 IPA cache RAM

The Intermediate Physical Address (IPA) cache RAM holds mappings between the IPAs and Physical Addresses (PAs).

Only Non-secure EL1 and EL0 stage 2 translations use the IPA cache. When a stage 2 translation completes, the cache is updated. The IPA cache is checked whenever a stage 2 translation is required.

Like the L2 TLB, the IPA cache RAM can hold entries for different sizes.

A5.2.4 Walk cache RAM

The walk cache RAM holds the result of a stage 1 translation up to, but not including, the last level.
A5.3 TLB match process

The Armv8-A architecture provides support for multiple maps from the VA space that are translated differently.

TLB entries store the context information that is required to facilitate a match and avoid the need for a TLB flush on a context or virtual machine switch.

Each TLB entry contains a:

- VA.
- PA.
- Set of memory properties that include type and access permissions.

Each entry is either associated with a particular Address Space Identifier (ASID) or is global. In addition, each TLB entry contains a field to store the Virtual Machine Identifier (VMID) in the entry applicable to accesses from Non-secure EL0 and EL1 Exception levels.

Each entry is associated with a particular translation regime.

- EL3 in Secure state in AArch64 only.
- EL2 (or EL0 in VHE mode) in Non-secure state.
- EL1 or EL0 in Secure state or EL3 in Secure state in AArch32.
- EL1 or EL0 in Non-secure state.

A TLB match entry occurs when the following conditions are met:

- When VA[48:N] matches the requested address, where N is $\log_2$ of the block size for that translation that is stored in the TLB entry, moderated by the page size.
- When the memory space matches the memory space state of the requests. The memory space can be one of the four states mentioned above.
- The ASID matches the current ASID held in the CONTEXTIDR, TTBR0, or TTBR1 register, or the entry is marked global.
- The ASID matches are ignored for requests originating from EL2 when not in VHE mode or from EL3 in AArch64.
- The VMID matches the current VMID held in the VTTBR_EL2 register.
- The VMID match is ignored for a request not originating from Non-secure EL0 or EL1.
A5.4 Translation table walks

When the Cortex-A55 core generates a memory access, the MMU:

1. Performs a lookup for the requested VA and current translation regime in the relevant instruction or data L1 TLB.
2. If there is a miss in the relevant L1 TLB, the MMU performs a lookup for the requested VA, current ASID, current VMID, and translation regime in the L2 TLB.
3. If there is a miss in the L2 TLB, the MMU performs a hardware translation table walk.

In the case of an L2 TLB miss, the hardware does a translation table walk as long as the MMU is enabled, and the translation using the base register has not been disabled.

If the translation table walk is disabled for a particular base register, the core returns a Translation Fault.

If the TLB finds a matching entry, it uses the information in the entry as follows.

The access permission bits and the domain determine if the access is permitted. If the matching entry does not pass the permission checks, the MMU signals a Permission fault. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for details of Permission faults, including:

- A description of the various faults.
- The fault codes.
- Information regarding the registers where the fault codes are set.

Note

In AArch32 VMSA Short-descriptor format, the permission check includes the domain properties.

A5.4.1 AArch64 behavior

When executing in AArch64 state at a particular Exception level, you can configure the hardware translation table walk to use either the 4KB, 16KB, or 64KB translation granule. Program the Translation Granule bit, TG0, in the appropriate translation control register:

- TCR_EL1.
- TCR_EL2.
- TCR_EL3.
- VTCR_EL2.

For TCR_EL1, you can program the Translation Granule bits TG0 and TG1 to configure the translation granule respectively for TTBR0_EL1 and TTBR1_EL1, or TCR_EL2 when VHE is enabled.

A5.4.2 AArch32 behavior

When executing in AArch32 state in a particular mode, you can configure the MMU to perform hardware translation table walks using either the Short-descriptor translation table format, or the Long-descriptor translation table format. This is controlled by programming the Extended Address Enable (EAE) bit in the appropriate Secure or Non-secure Translation Table Base Control Register (TTBCR).

Note

Translations in Hyp mode are always performed with the Long-descriptor translation table format.
A5.5 MMU memory accesses

During a translation table walk, the MMU generates accesses. This section describes the specific behaviors of the core for MMU memory accesses.

A5.5.1 Configuring MMU accesses

Translation table walk can be performed in cacheable or non-cacheable regions. This is determined by the translation table walk memory attribute, which can be affected by several different configurations:

- IRGN and ORGN bits in the TCR_ELx and VTCR_EL2 registers (or TTBR0/TTBR1_ELx register for short-descriptor translation table format), which define the memory type for translation table walk.
- SCTRL_ELx.C and HCR_EL2.CD or HCR.CD, which affect the table walk to cacheable or non-cacheable memory.
- Stage 2 memory attribute for stage 1 translation table walk, which affect the stage 1 translation table walk memory attribute.

For more information on the control fields, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Only when the final translation table walk memory attribute is inner write-back and outer write-back and the cache is enabled, the translation table walk accesses the cacheable memory.

A5.5.2 Hardware management of the Access flag and dirty state

The Cortex-A55 core includes the option to perform hardware updates to the translation tables in AArch64 state only.

These features are enabled in registers TCR_ELx and VTCR_EL2. To support the hardware management of dirty state, the DBM field is added to the translation table descriptors as part of Armv8.1-A architecture.

The core supports hardware updates to the Access flag and to dirty state only when the translation tables are held in Inner Write-Back, Outer Write-Back Normal memory regions.

If software requests a hardware update in a region that is not Inner Write-Back or Outer Write-Back Normal memory, then the core returns an abort with the following encoding:

- ESR.ELx.DFSC = $110001$ for Data Aborts in AArch64.
- ESR.ELx.IFSC = $110001$ for Instruction Aborts in AArch64.

For the Cortex-A55 core, the following situations can cause hardware updates to the Access flag or to dirty state:

- For a Store-Exclusive instruction to a memory location for which the DBM bit is 1 and the stage 1 AP[2] bit is 1, if the Store-Exclusive fails because the exclusive monitor is not in the exclusive state, the AP[2] bit in the translation table is updated.
- For a Store-Exclusive instruction to a memory location for which the DBM bit is 1, and the stage 2 S2AP[1] bit is 0, if the Store-Exclusive fails because the exclusive monitor is not in the exclusive state, the S2AP[1] bit in the translation table is updated.
- For a store to a memory location for which the DBM bit is 1, and the stage 1 AP[2] bit is 1, the AP[2] bit in the translation table is updated:
  - If the memory location generates a synchronous external abort on a write for a store to a memory location.
  - If the memory location generates a watchpoint on a write.
- For a store to a memory location for which the DBM bit is 1, and the stage 2 S2AP[1] bit is 0, the S2AP[1] bit in the translation table is updated:
  - If the memory location generates a synchronous external abort on a write for a store to a memory location.
  - If the memory location generates a watchpoint on a write.
• For a CAS or CASP instruction to a memory location for which the DBM bit is 1, and the stage 1 AP[2] bit is 1, if the compare fails, and the location is not updated, the AP[2] bit in the translation table is updated.

• For a CAS or CASP instruction to a memory location for which the DBM bit is 1, and the stage 2 S2AP[1] bit is 0, if the compare fails, and the location is not updated, the S2AP[1] bit in the translation table is updated.

For more information about hardware updates of the Access flag and dirty state, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
A5.6  **Responses**

Certain faults and aborts can cause an exception to be taken because of a memory access.

A5.6.1  **MMU responses**

When one of the following translations is completed, the MMU generates a response to the requester:

- An L1 TLB hit.
- An L2 TLB hit.
- A translation table walk.

The response from the MMU contains the following information:

- The PA corresponding to the translation.
- A set of permissions.
- Domains information for AArch32 short descriptor format only.
- Secure or Non-secure.
- All the information required to report aborts. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more details.

A5.6.2  **MMU aborts**

The MMU can detect faults that are related to address translation and can cause exceptions to be taken to the processing element. Faults can include address size, translation, access flags, and permissions.

See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more information about aborts.

A5.6.3  **External aborts**

External aborts are aborts that occur in the memory system rather than aborts that the MMU detects. Normally, external memory aborts are rare. External aborts are caused by errors flagged by the external memory interfaces or are generated because of an uncorrected ECC error in the L1 data cache or L2 cache arrays.

When an external abort to the external interface occurs on an access for a translation table walk access, the MMU returns a synchronous external abort. For a Load Multiple or a Store Multiple operation, the address captured in the fault register is that of the address that generated the synchronous external abort.

A5.6.4  **Mis-programming contiguous hints**

A programmer might mis-program the translation tables so that:

- The block size being used to translate the address is larger than the size of the input address.
- The address range translated by a set of blocks marked as contiguous, by use of the contiguous bit, is larger than the size of the input address.

If there is this kind of mis-programming, the Cortex-A55 core does not generate a translation fault.

A5.6.5  **Conflict aborts**

Conflict aborts are generated from the L1 TLB. If a conflict abort is detected in the L2 TLB, it will choose one valid translation it will not generate a conflict abort.

See also the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more information.

A5.6.6  **Memory Behavior**

The Cortex-A55 core supports all the Armv8-A memory types.

However, the following behaviors are simplified and so for best performance their use is not recommended:
**Write-Through** Memory that is marked as Write-Through cannot be cached on the data-side and does not make coherency requests. On the instruction-side, areas that are marked as Write-Through and Write-Back can be cached in the L1 instruction cache. However, only areas marked as Write-Back can be cached in the L2 cache or the L3 cache.

**Mixed inner and outer cacheability** Memory that is not marked as inner and outer Write-Back cannot be cached on the data-side and does not make coherency requests. This applies to the memory type only, and not to the allocation hints. All caches within the cluster are treated as being part of the inner cacheability domain.

For more information on supported memory behaviors, see the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

### A5.6.7 Support for Arm®v8-A device memory types

The Armv8-A architecture includes memory types that replace the Armv7 Device and Strongly-ordered memory types. These device memory types have the following three attributes:

**G – Gathering**
The capability to gather and merge requests together into a single transaction.

**R – Reordering**
The capability to reorder transactions.

**E – Early Write Acknowledgement**
The capability to accept early acknowledge of transactions from the interconnect.

The legal combinations are described in the following table:

<table>
<thead>
<tr>
<th>Memory type</th>
<th>Cortex-A55 support</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>GRE</td>
<td>Yes</td>
<td>Similar to Normal non-cacheable, but does not permit speculative accesses.</td>
</tr>
<tr>
<td>nGRE</td>
<td>Yes</td>
<td>Transactions might be reordered within the L3 memory system, or in the system interconnect.</td>
</tr>
<tr>
<td>nGnRE</td>
<td>Yes</td>
<td>Corresponds to Device in Armv7.</td>
</tr>
<tr>
<td>nGnRnE</td>
<td>Yes</td>
<td>Corresponds to Strongly Ordered in Armv7. Treated the same as nGnRE inside the Cortex-A55 core, but reported differently on the bus interface.</td>
</tr>
</tbody>
</table>

For more information, see the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
A5.7 Page Based Hardware Attributes

PBHA is an optional, implementation defined feature.

It allows software to set up to two bits in the translation tables, which are then propagated through the memory system with transactions, and can be used in the system to control system components. The meaning of the bits is specific to the system design.

For information on how to set and enable the PBHA bits in the translation tables, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile. When disabled, the PBHA value that is propagated on the bus is 0.

For memory accesses caused by a translation table walk, the AHTCR, ATTBCR, and AVTCR registers control the PBHA values.

PBHA combination between stage 1 and stage 2 on memory accesses

PBHA should always be considered as an attribute of the physical address.

When stage 1 and stage 2 are enabled:
• If both stage 1 PBHA and stage 2 PBHA are enabled, the final PBHA is stage 2 PBHA.
• If stage 1 PBHA is enabled and stage 2 PBHA is disabled, the final PBHA is stage 1 PBHA.
• If stage 1 PBHA is disabled and stage 2 PBHA is enabled, the final PBHA is stage 2 PBHA.
• If both stage 1 PBHA and stage 2 PBHA are disabled, the final PBHA is defined to 0.

Enable of PBHA has granularity of one bit, so this property is applied independently on each PBHA bit.

Mismatched aliases

If the same physical address is accessed through more than one virtual address mapping, and the PBHA bits are different in the mappings, then the results are UNPREDICTABLE. The PBHA value sent on the bus could be for either mapping.
Chapter A6
Level 1 memory system

This chapter describes the L1 instruction cache and data cache that make up the L1 memory system. It contains the following sections:

- A6.1 About the L1 memory system on page A6-74.
- A6.2 Cache behavior on page A6-75.
- A6.3 L1 instruction memory system on page A6-78.
- A6.4 L1 data memory system on page A6-80.
- A6.5 Data prefetching on page A6-83.
- A6.6 Direct access to internal memory on page A6-84.
A6.1 About the L1 memory system

The L1 memory system enhances the performance and power efficiency in the Cortex-A55 core. It consists of separate instruction and data caches. You can configure instruction and data caches independently during implementation to sizes of 16KB, 32KB, or 64KB.

**L1 instruction-side memory system**

The L1 instruction-side memory system provides an instruction stream to the DPU. Its key features are:

- 64-byte instruction side cache line length.
- 4-way set associative L1 instruction cache.
- 128-bit read interface to the L2 memory system.

The Cortex-A55 core uses extensive branch prediction to improve Instructions Per Clock (IPC) and power efficiency.

**L1 data-side memory system**

The L1 data-side memory system responds to load and store requests from the DPU. It also responds to SCU snoop requests from other cores, or external masters. Its key features are:

- 64-byte data side cache line length.
- 4-way set associative L1 data cache.
- Read buffer that services both the Data Cache Unit (DCU), and the Instruction Fetch Unit (IFU).
- 64-bit read path from the data L1 memory system to the datapath.
- 128-bit write path from the datapath to the L1 memory system.
- Merging store buffer capability which writes to all types of memory (device, normal cacheable and normal non-cacheable).
- Data side prefetch engine that detects patterns of strides with multiple streams are allowed in parallel, capable of detecting both constant and patterns of strides.
A6.2 Cache behavior

On a cache miss, the cache performs a critical word-first fill.

This word-first fill is an implementation-specific feature of the instruction and data caches.

A6.2.1 Instruction cache disabled behavior

If the instruction cache is disabled, all instruction fetches to cacheable memory are treated as if they were non-cacheable.

This means that instruction fetches might not be coherent with caches in other cores, and software must take account of this.

- In AArch64 state, lines may still be allocated into the instruction cache even if the memory is marked non-cacheable or the instruction cache is disabled. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.
- In AArch32 state, lines are not allocated into instruction cache when the instruction cache is disabled. Allocation into the instruction cache only occurs when the instruction cache is enabled, and memory is marked as Write-Back or Write-Through cacheable.

A6.2.2 Instruction cache speculative memory accesses

Instruction fetches are speculative, as there can be several unresolved branches in the pipeline. There is no execution guarantee.

A branch instruction or exception in the code stream can cause a pipeline flush, discarding the currently fetched instructions. On instruction fetch accesses, pages with Device memory type attributes are treated as Non-Cacheable Normal Memory.

Device memory pages must be marked with the translation table descriptor attribute bit Execute Never (XN). The device and code address spaces must be separated in the physical memory map. This separation prevents speculative fetches to read-sensitive devices when address translation is disabled.

If the instruction cache is enabled, and if the instruction fetches miss in the L1 instruction cache, they can still look up in the L1 data caches. However, a new line is not allocated in the data cache unless the data cache is enabled.

See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.

A6.2.3 Data cache disabled behavior

If the SCTLR.C bit is set to 0, load and store instructions do not access any of the L1 data, L2, or DSU L3 caches.

The SCTLR.C bit controls whether accesses from the core can look up and allocate into the data cache and unified L2 or L3 caches. Data cache maintenance operations execute normally, regardless of how the SCTLR.C bit is set.

If the SCTLR.C bit is set to 0, then the following apply:

- Instruction fetches cannot allocate in the L2 or L3 caches.
- All load and store instructions to cacheable memory are treated as if they were non-cacheable. Therefore, they are not coherent with the caches in this core or the caches in other cores, and software must take this into account.

The L2 and L1 data caches cannot be disabled independently.

A6.2.4 Data cache maintenance considerations

DCIMVAC operations in AArch32 and DC IVAC instructions in AArch64 perform an invalidate of the target address.

If the data is dirty, a clean is performed before the invalidate.
DCISW and DCISW operations in AArch32 and DC ISW and DC CSW instructions in AArch64 perform both a clean and invalidate of the target set/way. The values of HCR.SWIO and HCR_EL2.SWIO have no effect.

### A6.2.5 Data cache coherency

The Cortex-A55 core uses the MESI protocol to maintain data coherency between multiple cores.

MESI describes the state that a shareable line in a L1 data cache can be in:

- **M** Modified/UniqueDirty (UD). The line is in only this cache and is dirty.
- **E** Exclusive/UniqueClean (UC). The line is in only this cache and is clean.
- **S** Shared/SharedClean (SC). The line is possibly in more than one cache and is clean.
- **I** Invalid/Invalid (I). The line is not in this cache.

The DCU stores the MESI state of the cache line in the tag and dirty RAMs.

--- Note ---

The names UniqueDirty, SharedDirty, UniqueClean, SharedClean, and Invalid are the AMBA names for the cache states. The Cortex-A55 core does not use the SharedDirty AMBA state.

### A6.2.6 Write Streaming Mode

A cache line is allocated to the L1 on either a read miss or a write miss.

However, there are some situations where allocating on writes is not required. For example, when executing the C standard library `memset()` function to clear a large block of memory to a known value. Writes of large blocks of data can pollute the cache with unnecessary data. It can also waste power and performance if a linefill must be performed only to discard the linefill data because the entire line was subsequently written by the `memset()`.

To counter this, the BIU includes logic to detect when the core has written a full cache line before the linefill completes. If this situation is detected on a configurable number of consecutive linefills, then it switches into write streaming mode. This is sometimes referred to as read allocate mode.

When in write streaming mode, loads will behave as normal, and can still cause linefills, and writes will still lookup in the cache, but if they miss then they will write out to L2 (or possibly L3) rather than starting a linefill.

--- Note ---

More than the specified number of linefills might be observed on the ACE or CHI master interface, before the BIU detects that three full cache lines have been written and switches to write streaming mode.

---

The BIU continues in write streaming mode until it detects either a cacheable write burst that is not a full cache line, or there is a load from the same line as is currently being written to L2.

When a core has dropped into write streaming mode, the BIU continues to monitor the bus traffic and will signal to the L2 for it to go into write streaming mode when a further number of full cache line writes are seen.

**AArch64 state**

- CPUECTRL_EL1.L1WSCTL configures the L1 write streaming mode threshold.
- CPUECTRL_EL1.L2WSCTL configures the L2 write streaming mode threshold.
- CPUECTRL_EL1.L3WSCTL configures the L3 write streaming mode threshold.

For more information, see B2.30 CPUECTRL_EL1, CPU Extended Control Register, EL1 on page B2-340.
AArch32 state

CPUECTRL.L1WSCTL configures the L1 write streaming mode threshold,
CPUECTRL.L2WSCTL configures the L2 write streaming mode threshold, and
CPUECTRL.L3WSCTL configures the L3 write streaming mode threshold.

A6.2.7 Data cache invalidate on reset

The Armv8-A architecture does not support an operation to invalidate the entire data cache.

The Cortex-A55 core automatically invalidates caches on reset unless suppressed with the debug recovery P-channel state. It is therefore not necessary for software to invalidate the caches on startup.

Related reference

B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415

Related reference

B2.94 SCTLR_EL1, System Control Register, EL1 on page B2-439
B2.28 CPUACTLR_EL1, CPU Auxiliary Control Register, EL1 on page B2-336
A6.3 L1 instruction memory system

The L1 instruction side memory system provides an instruction stream to the Data Processing Unit (DPU).

To increase overall performance and to reduce power consumption, it uses:
- Dynamic branch prediction.
- Instruction caching.

A6.3.1 Program flow prediction

The Cortex-A55 core contains program flow prediction hardware, also known as branch prediction. Branch prediction increases overall performance and reduces power consumption. With program flow prediction disabled, all taken branches incur a penalty that is associated with flushing the pipeline.

To avoid this penalty, the branch prediction hardware predicts if a conditional or unconditional branch is to be taken. For conditional branches, the hardware predicts if the branch is to be taken. It also predicts the address that the branch goes to, known as the branch target address. For unconditional branches, only the target is predicted.

The hardware contains the following functionality:
- A BTAC holding the branch target address of previously taken branches.
- Dynamic branch predictor history.
- The return stack, a stack of nested subroutine return addresses.
- A static branch predictor.
- An indirect branch predictor.

Predicted and non-predicted instructions

Unless otherwise specified, the following list applies to A64, A32, and T32 instructions. As a rule the flow prediction hardware predicts all branch instructions regardless of the addressing mode, and includes:
- Conditional branches.
- Unconditional branches.
- Indirect branches that are associated with procedure call and return instructions.
- Branches that switch between A32 and T32 states.

The following branch instructions are not predicted:
- Data-processing instructions using the PC as a destination register.
- The BXJ instruction.
- Exception return instructions.

T32 state conditional branches

A T32 unconditional branch instruction can be made conditional by inclusion in an If-Then (IT) block. It is then treated as a conditional branch.

Return stack

The return stack stores the address and instruction set state.

This address is equal to the link register value stored in R14 in AArch32 state or X30 in AArch64 state.

The following instructions cause a return stack push if predicted:
- BL r14
- BLX (immediate) in AArch32 state
- BLX (register) in AArch32 state
- BLR in AArch64 state
- MOV pc, r14
In AArch32 state, the following instructions cause a return stack pop if predicted:

- BX
- LDR pc, [r13], #imm
- LDM r13, {pc}
- LDM r13, {pc}

In AArch64 state, the RET instruction causes a return stack pop.

As exception return instructions can change core privilege mode and security state, they are not predicted. These include:

- LDM (exception return)
- RFE
- SUBS pc, lr
- ERET
A6.4 L1 data memory system

The L1 data cache is organized as a Virtually Indexed Physically Tagged (VIPT) cache, with alias avoidance logic so that it appears to software as if it were physically indexed.

The Armv8-A architecture does not support an operation to invalidate the entire data cache. If software requires this function, it must be constructed by iterating over the cache geometry and executing a series of individual invalidate by set/way instructions.

A6.4.1 Memory system implementation

This section describes the implementation of the L1 memory system.

Limited Order Regions

The Cortex-A55 core supports a single limited order range that includes the entire memory space.

Atomic instructions

The Cortex-A55 core supports the atomic instructions added in the Armv8.1-A architecture.

Atomic instructions to cacheable memory can be performed as either near atomics or far atomics, depending on where the cache line containing the data resides. If the instruction hits in the L1 data cache in a unique state then it will be performed as a near atomic in the L1 memory system. If the atomic operation misses in the L1 cache, or the line is shared with another core then the atomic is sent as a far atomic out to the L3 cache. If the operation misses everywhere within the cluster, and the master interface is configured as CHI, and the interconnect supports far atomics, then the atomic will be passed on to the interconnect to perform the operation. If the operation hits anywhere inside the cluster, or the interconnect does not support atomics, then the L3 memory system will perform the atomic operation and allocate the line into the L3 cache if it is not already there.

The Cortex-A55 core supports atomics to device or non-cacheable memory, however this relies on the interconnect also supporting atomics. If such an atomic instruction is executed when the interconnect does not support them, it will result in a synchronous Data Abort (for load atomics) or an asynchronous Data Abort (for store atomics). The behavior of the atomic instructions can be modified by the CPUECTLR register settings.

For more information on the CPUECTLR register, see B2.30 CPUECTLR_EL1, CPU Extended Control Register, EL1 on page B2-340.

LDAPR instructions

The core supports Load acquire instructions adhering to the RCpc consistency semantic introduced in the Armv8.3-A extensions. This is reflected in register ID_AA64ISAR1_EL1 where bits[23:20] are set to 0b0001 to indicate that the core supports LDAPRB, LDAPRH, and LDAPR instructions implemented in AArch64.

For more information on the ID_AA64ISAR1_EL1 register, see B2.58 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 on page B2-382.

Transient memory region

The core has a specific behavior for memory regions that are marked as Write-Back cacheable and transient, as defined in the Armv8-A architecture.

For any load that is targeted at a memory region that is marked as transient, the following occurs:

- If the memory access misses in the L1 data cache, the returned cache line is allocated in the L1 data cache but is marked as transient.
- On eviction, if the line is clean and marked as transient, it is not allocated into the L2 cache but is marked as invalid.
For stores that are targeted at a memory region that is marked as transient, if the store misses in the L1 data cache, the line is allocated into the L2 cache.

**Non-temporal loads**

Non-temporal loads indicate to the caches that the data is likely to be used for only short periods. For example, when streaming single-use read data that is then discarded. In addition to non-temporal loads, there are also prefetch-memory (PRFM) hint instructions with the STRM qualifier.

Non-temporal loads cause allocation into the L1 data cache, with the same performance as normal loads. However, when a later linefill is allocated into the cache, the cacheline marked as non-temporal has higher priority to be replaced. To prevent pollution of the L2 cache, a non-temporal line that is evicted from L1, is not allocated to L2 as would happen for a normal line.

--- **Note** ---

The line is only marked as non-temporal in the cache if the core has the line in a unique state. If shared with other cores, the line is treated normally.

---

Non-temporal stores are treated the same as stores to a memory region that is marked as transient.

**A6.4.2 Internal exclusive monitor**

The Cortex-A55 core L1 memory system has an internal exclusive monitor.

This monitor is a 2-state, open and exclusive, state machine that manages Load-Exclusive or Store-Exclusive accesses and Clear-Exclusive (CLREX) instructions. You can use these instructions to construct semaphores, ensuring synchronization between different processes running on the core, and also between different cores that are using the same coherent memory locations for the semaphore. A Load-Exclusive instruction tags a small block of memory for exclusive access. CTR.ERG defines the size of the tagged block as 16 words, one cache line.

--- **Note** ---

A load/store exclusive instruction is any one of the following:

- In the A64 instruction set, any instruction that has a mnemonic starting with LDX, LDAX, STX, or STLX.
- In the A32 and T32 instruction sets, any instruction that has a mnemonic starting with LDREX, STREX, LDAEX, or STLEX.

---

If a Load-Exclusive instruction is performed to non-cacheable or device memory, and is to a region of memory in the SoC that does not support exclusive accesses, it causes a Data Abort exception with a Data Fault Status Code of either:

- 0b110101, when using the long descriptor format.
- 0b10101, when using the short descriptor format.

See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more information about these instructions.

**Treatment of intervening STR operations**

Where there is an intervening store operation between an exclusive load and an exclusive store from the same core, the intermediate store does not produce any direct effect on the internal exclusive monitor.

After the exclusive load, the local monitor is in the Exclusive Access state. It remains in the Exclusive Access state after the store, and then returns to the Open Access state only after an exclusive store, a CLREX instruction, or an exception return.

However, if the exclusive code sequence accessed address is in cacheable memory, any eviction of the cache line containing that address clears the monitor. Arm recommends that no load or store instructions are placed between the exclusive load and the exclusive store, because these additional instructions can cause a cache eviction. Any data cache maintenance instruction can also clear the exclusive monitor.
A6.4.3 Exclusive monitor

In the exclusive state machine, the IMPLEMENTATION DEFINED transitions are as follows:

- If the monitor is in the exclusive state, and a store exclusive is performed to a different address, then the store exclusive fails and does not update memory.
- If a normal store is performed to a different address, it does not affect the exclusive monitor.
- If a normal store is performed from a different core to the same address it clears the exclusive monitor. If the store is from the same core then it does not clear the monitor.
A6.5 Data prefetching

The following section describes the software and hardware data prefetching behavior of the Cortex-A55 core.

Hardware data prefetcher

The Cortex-A55 core has a data prefetch mechanism that looks for cache line fetches with regular patterns. If the data prefetcher detects a pattern, then it signals to the memory system that memory accesses from a specified address are likely to occur soon. The memory system responds by starting new linefills to fetch the predicted addresses ahead of the demand loads.

The Cortex-A55 core can track multiple streams in parallel.

Prefetch streams end when either:

- The pattern is broken.
- A DSB is executed.
- A WFI or WFE is executed.
- A data cache maintenance operation is executed.

For read streams, the prefetcher is based on the virtual addresses. A given stream is allowed to prefetch addresses through multiple pages as long as they are cacheable and with read permissions. If the new page is still cacheable and has read permission, it can cross page boundaries. Write streams are based on physical addresses and so cannot cross page boundaries. However, if full cache line writes are performed then the prefetcher does not activate and write streaming mode is used instead.

For some types of pattern, when the prefetcher is confident in the stream, it can start progressively increasing the prefetch distance ahead of the current accesses. These accesses start to allocate to the L3 cache rather than L1. Allocating to the L3 cache allows better utilization of the larger resources available at L3. Also, utilizing the L3 cache reduces the amount of pollution of the L1 cache if the stream ends or is incorrectly predicted. If the prefetching to L3 was accurate, the line will be removed from L3 and allocated to L1 when the stream reaches that address.

The CPUECTLR register allows you to:

- Deactivate the prefetcher.
- Alter the number of outstanding requests that the prefetcher can make.

Preload instructions

The Cortex-A55 core supports PLD and PRFM instructions. If PLD and PRFM miss and are to a cacheable address, then these instructions perform a lookup in the cache and start a linefill. The PRFM also enables targeting of a prefetch to the L2 or L3 cache. A request is sent to L2 to start a linefill, and then the instruction can retire without any data being returned to L1. PLI, PLIL1KEEP, and PLIL1STRM are implemented as a prefetch to L2.

Use the PLD or PRFM instruction for data prefetching where short sequences or irregular pattern fetches are required. For more information about prefetch memory and preloading caches, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Data Cache Zero

The Data Cache Zero by Virtual Address (DC ZVA) instruction enables a block of 64-bytes in memory, which is aligned to 64-bytes in size, to be set to 0. The DCZID_EL0 register passes this value.

The DC ZVA instruction allocates this value into the data cache using the same method as a normal store instruction.

Related reference

B2.28 CPUACTLR_EL1, CPU Auxiliary Control Register, EL1 on page B2-336
A6.6 Direct access to internal memory

The Cortex-A55 core provides a mechanism to read the internal memory that is used by the L1 cache and TLB structures through implementation defined system registers. This functionality can be useful when investigating issues where the coherency between the data in the cache and data in system memory is broken.

When the core executes in AArch64 state, the appropriate memory block and location are selected using several write-only registers. The data is read from read-only registers as shown in the following table. These operations are available only in EL3. In all other modes, executing these instructions results in an Undefined Instruction exception.

<table>
<thead>
<tr>
<th>Register name</th>
<th>Function</th>
<th>Access</th>
<th>CP15 operation</th>
<th>Rd Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDBGDR0_EL3</td>
<td>Data Register 0</td>
<td>Read-only</td>
<td>MRS &lt;Xd&gt;, S3_6_c15_c0_0</td>
<td>Data</td>
</tr>
<tr>
<td>CDBGDR1_EL3</td>
<td>Data Register 1</td>
<td>Read-only</td>
<td>MRS &lt;Xd&gt;, S3_6_c15_c0_1</td>
<td>Data</td>
</tr>
<tr>
<td>CDBGDR2_EL3</td>
<td>Data Register 2</td>
<td>Read-only</td>
<td>MRS &lt;Xd&gt;, S3_6_c15_c0_2</td>
<td>Data</td>
</tr>
<tr>
<td>CDBGDCT_EL3</td>
<td>Data Cache Tag Read Operation Register</td>
<td>Write-only</td>
<td>MSR S1_6_c15_c2_0, &lt;Xd&gt;</td>
<td>Set/Way</td>
</tr>
<tr>
<td>CDBGICT_EL3</td>
<td>Instruction Cache Tag Read Operation Register</td>
<td>Write-only</td>
<td>MSR S1_6_c15_c2_1, &lt;Xd&gt;</td>
<td>Set/Way</td>
</tr>
<tr>
<td>CDBGTT_EL3</td>
<td>TLB Tag Read Operation Register</td>
<td>Write-only</td>
<td>MSR S1_6_c15_c2_2, &lt;Xd&gt;</td>
<td>Index/Way</td>
</tr>
<tr>
<td>CDBGDCD_EL3</td>
<td>Data Cache Data Read Operation Register</td>
<td>Write-only</td>
<td>MSR S1_6_c15_c4_0, &lt;Xd&gt;</td>
<td>Set/Way/Offset</td>
</tr>
<tr>
<td>CDBGICD_EL3</td>
<td>Instruction Cache Data Read Operation Register</td>
<td>Write-only</td>
<td>MSR S1_6_c15_c4_1, &lt;Xd&gt;</td>
<td>Set/Way/Offset</td>
</tr>
<tr>
<td>CDBGTD_EL3</td>
<td>TLB Data Read Operation Register</td>
<td>Write-only</td>
<td>MSR S1_6_c15_c4_2, &lt;Xd&gt;</td>
<td>Index/Way</td>
</tr>
</tbody>
</table>

When the core executes in AArch32 state, the appropriate memory block and location are selected using several write-only system registers. The data is read from read-only system registers as shown in the following table. These operations are available only in EL3. In all other modes, executing the system operation results in an Undefined Instruction exception.

<table>
<thead>
<tr>
<th>Register name</th>
<th>Function</th>
<th>Access</th>
<th>CP15 operation</th>
<th>Rd Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDBGDR0</td>
<td>Data Register 0</td>
<td>Read-only</td>
<td>MRC p15, 6, &lt;Rd&gt;, c15, c0, 0</td>
<td>Data</td>
</tr>
<tr>
<td>CDBGDR1</td>
<td>Data Register 1</td>
<td>Read-only</td>
<td>MRC p15, 6, &lt;Rd&gt;, c15, c0, 1</td>
<td>Data</td>
</tr>
<tr>
<td>CDBGDR2</td>
<td>Data Register 2</td>
<td>Read-only</td>
<td>MRC p15, 6, &lt;Rd&gt;, c15, c0, 2</td>
<td>Data</td>
</tr>
<tr>
<td>CDBGDCT</td>
<td>Data Cache Tag Read Operation Register</td>
<td>Write-only</td>
<td>MCR p15, 6, &lt;Rd&gt;, c15, c2, 0</td>
<td>Set/Way</td>
</tr>
<tr>
<td>CDBGICT</td>
<td>Instruction Cache Tag Read Operation Register</td>
<td>Write-only</td>
<td>MCR p15, 6, &lt;Rd&gt;, c15, c2, 1</td>
<td>Set/Way</td>
</tr>
<tr>
<td>CDBGTT</td>
<td>TLB Tag Read Operation Register</td>
<td>Write-only</td>
<td>MCR p15, 6, &lt;Rd&gt;, c15, c2, 2</td>
<td>Index/Way</td>
</tr>
<tr>
<td>CDBGDCD</td>
<td>Data Cache Data Read Operation Register</td>
<td>Write-only</td>
<td>MCR p15, 6, &lt;Rd&gt;, c15, c4, 0</td>
<td>Set/Way/Offset</td>
</tr>
<tr>
<td>CDBGICD</td>
<td>Instruction Cache Data Read Operation Register</td>
<td>Write-only</td>
<td>MCR p15, 6, &lt;Rd&gt;, c15, c4, 1</td>
<td>Set/Way/Offset</td>
</tr>
<tr>
<td>CDBGTD</td>
<td>TLB Data Read Operation Register</td>
<td>Write-only</td>
<td>MCR p15, 6, &lt;Rd&gt;, c15, c4, 2</td>
<td>Index/Way</td>
</tr>
</tbody>
</table>
A6.6.1 Encoding for tag and data in the L1 data cache

The Cortex-A55 L1 data cache is a 4-way set associative structure.

The size of the configured cache determines the number of sets in each way. The following table shows the encoding (set in Rd in the appropriate MCR instruction) used to locate the cache data entry for tag and data memory. It is similar for both the tag and data RAM access.

Data RAM access includes an extra field to locate the appropriate word in the cache line. The set-index range parameter (S) is:

- \( S = 12 \) for a 16KB cache.
- \( S = 13 \) for a 32KB cache.
- \( S = 14 \) for a 64KB cache.

### Table A6-3 Cortex-A55 L1 Data Cache Tag and Data location encoding

<table>
<thead>
<tr>
<th>Bitfield of Rd</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30]</td>
<td>Cache Way</td>
</tr>
<tr>
<td>[29:S]</td>
<td>Unused</td>
</tr>
<tr>
<td>[S-1:6]</td>
<td>Set index</td>
</tr>
<tr>
<td>[5:3]</td>
<td>Cache data element offset</td>
</tr>
<tr>
<td>[2:0]</td>
<td>Unused (Zero)</td>
</tr>
</tbody>
</table>

Tag information (MESI state, outer attributes, and valid) for the selected cache line, returns using Data Register 0 and Data Register 1.

Use the format that is shown in the following table.

### Table A6-4 Cortex-A55 L1 Data Cache Tag data format

<table>
<thead>
<tr>
<th>Bitfield of Data Register 0 and 1</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DR1[31:30]</td>
<td>MESI State (from tag RAM):</td>
</tr>
<tr>
<td>0b00</td>
<td>Invalid</td>
</tr>
<tr>
<td>0b01</td>
<td>Shared</td>
</tr>
<tr>
<td>0b10</td>
<td>Unique non-transient</td>
</tr>
<tr>
<td>0b11</td>
<td>Unique transient</td>
</tr>
<tr>
<td>DR1[29]</td>
<td>Non-secure state (NS) (from tag RAM)</td>
</tr>
<tr>
<td>DR1[0]</td>
<td>Unused (Zero)</td>
</tr>
<tr>
<td>DR0[31:7]</td>
<td>Unused (Zero)</td>
</tr>
<tr>
<td>DR0[6:5]</td>
<td>PBHA bits (from Dirty RAM)</td>
</tr>
<tr>
<td>DR0[4]</td>
<td>Dirty bit (from Dirty RAM)</td>
</tr>
<tr>
<td>DR0[3]</td>
<td>Shareability (from Dirty RAM)</td>
</tr>
<tr>
<td>DR0[2:1]</td>
<td>Age (from Dirty RAM)</td>
</tr>
<tr>
<td>DR0[0]</td>
<td>Outer Allocation Hint (from Dirty RAM)</td>
</tr>
</tbody>
</table>
The 64 bits of cache data returns in Data register 0 and Data register 1.

### A6.6.2 Encoding for tag and data in the L1 instruction cache

The L1 instruction cache is different from the L1 data cache. This is shown in the encodings and data format used in the cache debug operations that are used to access the tag and data memories.

The following table shows the encoding that is required to select a given cache line.

The set-index range parameter (S) is:

- **S=12** For a 16KB cache.
- **S=13** For a 32KB cache.
- **S=14** For a 64KB cache.

#### Table A6-5 Cortex-A55 Instruction Cache Tag and Data location encoding

<table>
<thead>
<tr>
<th>Bitfield of Rd</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30]</td>
<td>Cache Way</td>
</tr>
<tr>
<td>[29:S]</td>
<td>Unused</td>
</tr>
<tr>
<td>[S-1:6]</td>
<td>Set index</td>
</tr>
<tr>
<td>[5:2]</td>
<td>Cache data element offset (Data Register only)</td>
</tr>
<tr>
<td>[1:0]</td>
<td>Unused</td>
</tr>
</tbody>
</table>

The following table shows the tag, instruction, and valid data for the selected cache line using only Data Register.

#### Table A6-6 Cortex-A55 Instruction Cache Tag data format

<table>
<thead>
<tr>
<th>Bitfield of Data Register 0</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>Unused</td>
</tr>
<tr>
<td>[30:29]</td>
<td>Valid and set mode:</td>
</tr>
<tr>
<td>(\emptyset b\emptyset)</td>
<td>A32</td>
</tr>
<tr>
<td>(\emptyset b\emptyset1)</td>
<td>T32</td>
</tr>
<tr>
<td>(\emptyset b\emptyset10)</td>
<td>A64</td>
</tr>
<tr>
<td>(\emptyset b\emptyset11)</td>
<td>Invalid</td>
</tr>
<tr>
<td>[28]</td>
<td>Non-secure state (NS) -</td>
</tr>
<tr>
<td>[27:0]</td>
<td>Tag address -</td>
</tr>
</tbody>
</table>

The cache data RAMs store instructions in a pre-decoded format. Each A32 or A64 or 32-bit T32 instruction is expanded to 40-bits and each 16-bit T32 instruction occupies 20 bits of the cache. The L1 Instruction Cache Data Read Operation returns two 20-bit entries from the cache in Data Register 0 and Data Register 1. Each corresponds to the 16-bit aligned offset in the cache line:

- **Data Register 0[19:0]** Pre-decode data from cache offset.
- **Data Register 1[19:0]** Pre-decode data from cache offset +2.

In A32 or A64 state, these two combined fields always represent a single pre-decoded instruction. In T32 state, they can represent any combination of 16-bit and partial or full 32-bit instructions.
A6.6.3 Encoding for the L2 TLB

The Cortex-A55 core L2 TLB is built from a 4-way set associative RAM-based structure and contains the data for the main TLB RAM, the Walk cache and IPA cache.

To read the individual entries into the data registers, software must write to the TLB Tag Read Operation Register and to the TLB Data Read Operation Register.

<table>
<thead>
<tr>
<th>Bitfield of Rd</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30]</td>
<td>TLB Way</td>
</tr>
<tr>
<td>[29:9]</td>
<td>Unused</td>
</tr>
<tr>
<td>[8:0]</td>
<td>TLB index</td>
</tr>
</tbody>
</table>

The TLB index is used to select the index from the TLB, walk cache, or IPA cache.

<table>
<thead>
<tr>
<th>Bitfield of Rd</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000-0FF</td>
<td>Main TLB</td>
</tr>
<tr>
<td>0x100-10F</td>
<td>Walk cache</td>
</tr>
<tr>
<td>0x110-11F</td>
<td>IPA cache</td>
</tr>
</tbody>
</table>

The TLB uses an encoding for the descriptor that is returned using the following Data Registers:

- **Data Register 0[31:0]**: TLB Descriptor[31:0]
- **Data Register 1[31:0]**: TLB Descriptor[63:32]
- **Data Register 2[31:0]**: TLB Descriptor[88:64]

A6.6.4 Main TLB RAM descriptor fields

The Main TLB RAM is divided into two parts, where one part for storing the tag and the other for storing the data. The following tables list the descriptor fields.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Valid</td>
<td>[0]</td>
<td>1</td>
<td>Indicates that the entry is valid.</td>
</tr>
<tr>
<td>NS (walk)</td>
<td>[1]</td>
<td>1</td>
<td>The security state of core. Used to compare with the NS state for TLB lookup entry match.</td>
</tr>
<tr>
<td>ASID</td>
<td>[17:2]</td>
<td>16</td>
<td>Indicates the Address Space Identifier (ASID). This field will be 0 if ASID is not used.</td>
</tr>
<tr>
<td>VMID</td>
<td>[33:18]</td>
<td>16</td>
<td>Indicates the virtual machine identifier. This field will be 0 if VMID is not used.</td>
</tr>
<tr>
<td>Field</td>
<td>Bits</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>---------</td>
<td>-------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| Size    | [36:34] | 3     | Indicates the combined page size of stage 1 and stage 2. VMSAv8-32 Short-descriptor translation table format:
|         |         |       | 0b000 4KB |
|         |         |       | 0b010 64KB |
|         |         |       | 0b100 1MB |
|         |         |       | 0b110 16MB |
|         |         |       | VMSAv8-32 Long-descriptor translation table format or VMSAv8-64 translation table when no 16KB page granule is used:
<p>|         |         |       | 0b001 4KB |
|         |         |       | 0b011 64KB |
|         |         |       | 0b101 2MB |
|         |         |       | 0b111 512MB |
| nG      | [37]    | 1     | Indicates the non-global bit. |
| AP/HYP  | [40:38] | 3     | AArch32: Access permissions from stage 1 translation or select hypervisor mode flag. AArch64: Access permissions from stage 1 translation or select the EL2/EL3 flag. |
| S2AP    | [42:41] | 2     | Indicates the stage 2 permission for EL1/EL0. For EL2/EL3, S2AP[1] is for the stage 1 access permission and S2AP[0] is for identify EL2 or EL3. |
| Domain  | [46:43] | 4     | Indicates the Domain [3:0] information for VMSA and other control information for LPAE. |
| S1 Size | [49:47] | 3     | Indicates the page or block size of the stage 1 translation result. |
| Address Sign bit | [50] | 1     | Indicates the VA sign bit, VA[48]. |
| VA      | [78:51] | 28    | Indicates the virtual address. |
| DBM     | [79]    | 1     | Indicates the Dirty Bit Modifier (DBM) bit. |
| Parity  | [81:80] | 2     | Indicates the parity bits. If parity is not configured, their bits are absent. |</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XS1Usr</td>
<td>[0]</td>
<td>1</td>
<td>AArch32: Executable and Readable in stage1 user mode. AArch64: Executable in stage1 user mode</td>
</tr>
<tr>
<td>XS1Non-Usr</td>
<td>[1]</td>
<td>1</td>
<td>AArch32 and AArch 64: Executable in stage 1 non-user mode.</td>
</tr>
<tr>
<td>XS2Usr</td>
<td>[2]</td>
<td>1</td>
<td>AArch32 and AArch 64: Executable in stage 2 user mode.</td>
</tr>
<tr>
<td>Memory type and shareability</td>
<td>[11:4]</td>
<td>8</td>
<td>Defines the memory attribute.</td>
</tr>
<tr>
<td>S2 Level</td>
<td>[13:12]</td>
<td>2</td>
<td>The stage 2 level that gave this translation.</td>
</tr>
<tr>
<td>NS (descriptor)</td>
<td>[14]</td>
<td>1</td>
<td>The security state allocated to this memory region.</td>
</tr>
<tr>
<td>Parity</td>
<td>[43]</td>
<td>1</td>
<td>Parity inclusion is dependant on configuration.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XS1Usr</td>
<td>[0]</td>
<td>1</td>
<td>AArch32: Executable and Readable in stage1 user mode. AArch64: Executable in stage1 user mode</td>
</tr>
<tr>
<td>XS1Non-Usr</td>
<td>[1]</td>
<td>1</td>
<td>AArch32 and AArch 64: Executable in stage 1 non-user mode.</td>
</tr>
<tr>
<td>XS2Usr</td>
<td>[2]</td>
<td>1</td>
<td>AArch32 and AArch 64: Executable in stage 2 user mode.</td>
</tr>
<tr>
<td>Memory type and shareability</td>
<td>[11:4]</td>
<td>8</td>
<td>Defines the memory attribute.</td>
</tr>
<tr>
<td>S2 Level</td>
<td>[15:14]</td>
<td>2</td>
<td>The stage 2 level that gave this translation.</td>
</tr>
<tr>
<td>NS (descriptor)</td>
<td>[16]</td>
<td>1</td>
<td>The security state allocated to this memory region.</td>
</tr>
<tr>
<td>PA</td>
<td>[44:17]</td>
<td>28</td>
<td>The physical address.</td>
</tr>
<tr>
<td>Parity</td>
<td>[45]</td>
<td>1</td>
<td>Parity inclusion is dependant on configuration.</td>
</tr>
</tbody>
</table>

A6.6.5 Walk cache descriptor fields

The following table shows the walk cache descriptor data fields for Tag and Data RAMs.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Position</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Valid</td>
<td>[0]</td>
<td>1</td>
<td>Indicates that the entry is valid</td>
</tr>
<tr>
<td>NS (walk)</td>
<td>[1]</td>
<td>1</td>
<td>The Security state of the entry fetch</td>
</tr>
<tr>
<td>ASID</td>
<td>[17:2]</td>
<td>16</td>
<td>Address Space Identifier</td>
</tr>
<tr>
<td>VMID</td>
<td>[33:18]</td>
<td>16</td>
<td>Virtual Machine Identifier</td>
</tr>
<tr>
<td>HYP/EL2</td>
<td>[34]</td>
<td>1</td>
<td>Set if the entry was fetched in HYP, EL2, or Virtual Host Extension (VHE) mode.</td>
</tr>
<tr>
<td>EL3</td>
<td>[35]</td>
<td>1</td>
<td>Set if the entry was fetched in AArch64 EL3 mode</td>
</tr>
</tbody>
</table>
### Table A6-12 Walk cache descriptor fields for Tag RAM (continued)

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Position</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arch</td>
<td>[38:36]</td>
<td>3</td>
<td>Used to determine how many and which bits of address are used for constructing the physical address of the pagewalk</td>
</tr>
<tr>
<td>Domain</td>
<td>[42:39]</td>
<td>4</td>
<td>Valid only if the entry was fetched in VMSAv7 format</td>
</tr>
<tr>
<td>Address Sign Bit</td>
<td>[45]</td>
<td>1</td>
<td>Address sign bit, VA[48]</td>
</tr>
<tr>
<td>VA</td>
<td>[69:46]</td>
<td>24</td>
<td>Virtual Address sign bit</td>
</tr>
<tr>
<td>S2AP</td>
<td>[71:70]</td>
<td>2</td>
<td>Stage 2 access permission</td>
</tr>
<tr>
<td>S2level</td>
<td>[73:72]</td>
<td>2</td>
<td>The stage 2 level which translates the IPA to PA for the page table entry</td>
</tr>
<tr>
<td>Parity</td>
<td>[81:80]</td>
<td>2</td>
<td>Parity Bits</td>
</tr>
</tbody>
</table>

### Table A6-13 Walk cache descriptor fields for Data RAM

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Position</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>APTable</td>
<td>[1:0]</td>
<td>2</td>
<td>Combined ATable bits from stage 1 descriptors up to the last level</td>
</tr>
<tr>
<td>XNTable</td>
<td>[2]</td>
<td>1</td>
<td>Combined XNTAble bits from stage 1 descriptors up to the last level</td>
</tr>
<tr>
<td>PXNTable</td>
<td>[3]</td>
<td>1</td>
<td>Combined PXNTable bits from stage 1 descriptors up to the last level</td>
</tr>
<tr>
<td>NSTable</td>
<td>[4]</td>
<td>1</td>
<td>Combined NSTable bits from first and second-level stage 1 tables or NS descriptors (VMSA)</td>
</tr>
<tr>
<td>Attrs</td>
<td>[12:5]</td>
<td>8</td>
<td>Physical address attributes of the final level stage 1 table</td>
</tr>
<tr>
<td>PA</td>
<td>[42:13]</td>
<td>30</td>
<td>Physical address of the stage 1 last translation level page table entry</td>
</tr>
<tr>
<td>Parity</td>
<td>[43]</td>
<td>1</td>
<td>Parity inclusion is core configuration dependent. If parity is not configured, these bits are absent.</td>
</tr>
</tbody>
</table>

### A6.6.6 IPA cache descriptor fields

The IPA cache holds mappings from intermediate physical addresses (IPA) to physical addresses. It is only used for translations performed in non-secure ELO/1. It is updated whenever a stage 2 translation is completed, and checked whenever a stage 2 translation is required.

The following table shows the data and tag fields in the IPA cache descriptor.

### Table A6-14 IPA cache descriptor fields for Tag RAM

<table>
<thead>
<tr>
<th>Fields</th>
<th>Bits</th>
<th>Width</th>
<th>Descriptor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Valid</td>
<td>[0]</td>
<td>1</td>
<td>Indicates that the entry is valid.</td>
</tr>
<tr>
<td>Entry granule</td>
<td>[2:1]</td>
<td>2</td>
<td>Indicates the entry granule size.</td>
</tr>
<tr>
<td>Unused</td>
<td>[4:3]</td>
<td>2</td>
<td>Must be set to 0.</td>
</tr>
<tr>
<td>Size</td>
<td>[8:5]</td>
<td>4</td>
<td>Indicates the S2 page size for this entry.</td>
</tr>
<tr>
<td>DBM</td>
<td>[9]</td>
<td>1</td>
<td>Indicates the DBM.</td>
</tr>
<tr>
<td>Unused</td>
<td>[17:10]</td>
<td>8</td>
<td>Must be set to 0.</td>
</tr>
<tr>
<td>VMID</td>
<td>[33:18]</td>
<td>16</td>
<td>Indicates the virtual machine identifier.</td>
</tr>
<tr>
<td>IPA</td>
<td>[57:34]</td>
<td>24</td>
<td>Unused lower bits, page size dependant, must be set to zero.</td>
</tr>
<tr>
<td>Unused</td>
<td>[79:59]</td>
<td>22</td>
<td>Must be set to zero.</td>
</tr>
<tr>
<td>Parity</td>
<td>[81:80]</td>
<td>2</td>
<td>If parity is not configured, this bit is absent.</td>
</tr>
</tbody>
</table>
Table A6-15  IPA cache descriptor fields for Data RAM

<table>
<thead>
<tr>
<th>Fields</th>
<th>Bits</th>
<th>Width</th>
<th>Descriptor</th>
</tr>
</thead>
<tbody>
<tr>
<td>SH</td>
<td>[1:0]</td>
<td>2</td>
<td>Shareability.</td>
</tr>
<tr>
<td>S2AP</td>
<td>[3:2]</td>
<td>2</td>
<td>Stage 2 access permissions</td>
</tr>
<tr>
<td>XN</td>
<td>[5:4]</td>
<td>2</td>
<td>Controls EL1 and EL0 access permissions.</td>
</tr>
<tr>
<td>Unused</td>
<td>[42:38]</td>
<td>5</td>
<td>Must be set to zero.</td>
</tr>
<tr>
<td>Parity</td>
<td>[43]</td>
<td>1</td>
<td>If parity is not configured, this bit is absent.</td>
</tr>
</tbody>
</table>
A6 Level 1 memory system
A6.6 Direct access to internal memory
Chapter A7
Level 2 memory system

This chapter describes the L2 memory system.

It contains the following sections:
• A7.1 About the L2 memory system on page A7-94.
• A7.2 Optional integrated L2 cache on page A7-95.
• A7.3 Support for memory types on page A7-96.
A7.1 About the L2 memory system

The Cortex-A55 L2 memory system is required to interface the Cortex-A55 cores to the L3 memory system.

The L2 cache controller handles requests from the L1 instruction and data caches, and snoop requests from the L3 memory system. The L2 memory system forwards responses from the L3 system to the core, which can then take precise or imprecise aborts, depending on the type of transaction.

The L2 memory subsystem consists of:

- An optional 4-way, set-associative L2 cache with a configurable size of 64KB, 128KB, or 256KB. Cache lines have a fixed length of 64 bytes.
- Optional ECC protection for tag, data, and L2 data buffer RAM structures.

The main features of the L2 memory system are:

- Strictly exclusive with L1 data cache.
- Pseudo-inclusive with L1 instruction cache.
- Private per-core unified L2 cache.
- 40-bit physical address space.
- Physically indexed, physically tagged.
A7.2 Optional integrated L2 cache

Data is allocated to the L2 cache only when evicted from the L1 memory system, not when first fetched from the system.

The exceptions to this rule are:
• If the Read-Allocate hint is set, cacheable reads from the TLB or instruction side are allocated in the L2 cache.
• If the Write-Allocate hint is set when the L1 enters write-streaming mode, cacheable writes are allocated in the L2 until the L2 streaming threshold is reached.
• L2 prefetches issued by the L1 through a PLD or PRFM instruction are allocated in the L2 regardless of the read-allocate hint.

When non-temporal data is evicted from the L1 memory system, the data is sent directly to L3 and is not allocated in L2.

L2 RAMs are invalidated automatically at reset unless the debug recovery P-Channel state is used.
A7.3 Support for memory types

The Cortex-A55 core simplifies the coherency logic by downgrading some memory types.

- Memory that is marked as both Inner Write-Back Cacheable and Outer Write-Back Cacheable is cached in the L1 data cache and the L2 cache.
- All other memory types are Non-cacheable.

The additional attribute hints are used as follows:

Allocation hint

Determines the rules of allocation of newly fetched lines in the system, see A7.2 Optional integrated L2 cache on page A7-95.

Transient hint

Allocating reads to the L1 data cache that have the transient bit set are allocated in the L1 cache and marked as most likely to be evicted according to the L1 eviction policy.

Writes that have the transient bit set are not allocated to the L1 cache but are allocated to the L2 cache instead.

Evictions from L1 cache marked as transient are not allocated in L2 cache.

The standard CHI attributes are passed to DSU with no modifications (except for translating architectural attributes to CHI attributes):

- Allocate hint.
- Cacheability (inner and outer are merged together, as the Cortex-A55 core only allocates both inner and outer cacheable memory).
- Shareability.
Chapter A8
Reliability, Availability, and Serviceability (RAS)

This chapter describes the RAS features implemented in the Cortex-A55 core.

It contains the following sections:

• A8.1 Cache ECC and parity on page A8-98.
• A8.2 Cache protection behavior on page A8-99.
• A8.3 Uncorrected errors and data poisoning on page A8-101.
• A8.4 RAS error types on page A8-102.
• A8.5 Error synchronization barrier on page A8-104.
• A8.6 Error reporting on page A8-105.
• A8.7 Error injection on page A8-107.
A8.1 Cache ECC and parity

The Cortex-A55 core implements the RAS extension to the Armv8-A architecture which provides mechanisms for standardized reporting of the errors generated by cache protection mechanisms.

When configured with core cache protection, the Cortex-A55 core can detect and correct a 1-bit error in any RAM and detect 2-bit errors in some RAMs.

Note
For information about SCU-L3 cache protection, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

The RAS extension improves the system by reducing unplanned outages:

• Transient errors can be detected and corrected before they cause application or system failure.
• Failing components can be identified and replaced.
• Failure can be predicted ahead of time to allow replacement during planned maintenance.

Errors that are present but not detected are known as latent or undetected errors. A transaction carrying a latent error is corrupted. In a system with no error detection, all errors are latent errors and are silently propagated by components until either:

• They are masked and do not affect the outcome of the system. These are benign or false errors.
• They affect the service interface of the system and cause failure. These are silent data corruptions.

The severity of a failure can range from minor to catastrophic. In many systems, data or service loss is regarded as more of a minor failure than data corruption, as long as backup data is available.

The RAS extension focuses on errors that are produced from hardware faults, which fall into two main categories:

• Transient faults.
• Persistent faults.

The RAS extension describes data corruption faults, which mostly occur in memories and on data links. RAS concepts can also be used for the management of other types of physical faults found in systems, such as lock-step errors, thermal trip, and mechanical failure. The RAS extension provides a common programmers model and mechanisms for fault handling and error recovery.
A8.2 Cache protection behavior

The core protects against soft errors that result in a RAM bitcell temporarily holding the incorrect value.

The Cortex-A55 core writes a new value to the RAM to correct the error. If the error is a hard error that is not corrected by writing to the RAM, for example a physical defect in the RAM, then the core might get into a livelock as it continually detects and then tries to correct the error.

Some RAMs have Single Error Detect (SED) capability, while others have Single Error Correct, Double Error Detect (SECDED) capability. The core can make progress and remain functionally correct when there is transient single bit error in any RAM. If there are multiple single bit errors in different RAMs, or within different protection granules within the same RAM, then the core also remains functionally correct. If there is a double bit error in a single RAM within the same protection granule, then the behavior depends on the RAM:

- For RAMs with SECDED capability listed in the following table, the error is detected and reported as described in error reporting. If the error is in a cache line containing dirty data, then that data might be lost, resulting in data corruption.
- For RAMs with only SED, a double bit error is not detected and therefore might cause data corruption.

If there are three or more bit errors, then depending on the RAM and the position of the errors within the RAM, the errors might be detected or might not be detected.

The Cortex-A55 cache protection support has a minimal performance impact when no errors are present. When an error is detected, the access that caused the error is stalled while the correction takes place. When the correction is complete, the access either continues with the corrected data, or is retried. If the access is retried, it either hits in the cache again with the corrected data, or misses in the cache and refetches the data from a lower level cache or from main memory. The behavior for each RAM is shown in the following table.

<table>
<thead>
<tr>
<th>RAM</th>
<th>Protection type</th>
<th>Protection granule</th>
<th>Correction behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 instruction cache tag</td>
<td>Parity, SED</td>
<td>31 bits</td>
<td>Both lines in the cache set are invalidated, then the line requested is refetched from L2 or external memory.</td>
</tr>
<tr>
<td>L1 instruction cache data</td>
<td>Parity, SED</td>
<td>20 bits</td>
<td>Both lines in the cache set are invalidated, then the line requested is refetched from L2 or external memory.</td>
</tr>
<tr>
<td>L2 TLB tag</td>
<td>Parity, SED</td>
<td>39 bits or 40 bits</td>
<td>Entry invalidated, new pagewalk started to refetch it.</td>
</tr>
<tr>
<td>L2 TLB data</td>
<td>Parity, SED</td>
<td>43 bits</td>
<td>Entry invalidated, new pagewalk started to refetch it.</td>
</tr>
<tr>
<td>L1 data cache tag</td>
<td>ECC, SECDED</td>
<td>32 bits</td>
<td>Line cleaned and invalidated from L1. SCU duplicate tags are used to get the correct address. Line refetched from L2 or external memory, with single bit errors corrected as part of the eviction.</td>
</tr>
<tr>
<td>L1 data cache data</td>
<td>ECC, SECDED</td>
<td>32 bits</td>
<td>Line cleaned and invalidated from L1, with single bit errors corrected as part of the eviction. Line refetched from L2 or external memory.</td>
</tr>
<tr>
<td>L1 data cache dirty</td>
<td>ECC, SECDED</td>
<td>2 bits</td>
<td>Line cleaned and invalidated from L1, with single bit errors corrected as part of the eviction. Only the dirty bit is protected. The other bits are performance hints, therefore do not cause a functional failure if they are incorrect.</td>
</tr>
<tr>
<td>L2 cache tag</td>
<td>ECC, SECDED</td>
<td>30, 31, or 32 bits depending on the cache size.</td>
<td>Tag rewritten with correct value, access retried. If the error is uncorrectable then the tag is invalidated.</td>
</tr>
</tbody>
</table>
### Table A8-1 Cache protection behavior (continued)

<table>
<thead>
<tr>
<th>RAM</th>
<th>Protection type</th>
<th>Protection granule</th>
<th>Correction behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>L2 cache victim</td>
<td>None</td>
<td>-</td>
<td>The victim RAM is used only as a performance hint. It does not result in a functional failure if the contents are incorrect.</td>
</tr>
<tr>
<td>L2 cache data</td>
<td>ECC, SECDED</td>
<td>64 bits</td>
<td>Data is corrected inline, access might stall for an additional cycle or two while the correction takes place.</td>
</tr>
<tr>
<td>L2 data buffer</td>
<td>ECC, SECDED</td>
<td>72 bits</td>
<td>Data is corrected inline, access might stall for an additional cycle or two while the correction takes place.</td>
</tr>
<tr>
<td>Branch predictor</td>
<td>None</td>
<td>-</td>
<td>The branch predictor RAMs are used only as a performance hint. They do not result in a functional failure if the contents are incorrect.</td>
</tr>
</tbody>
</table>

---

**Note**

When an ECC error occurs during a load instruction that takes multiple cycles to complete, for example **LDM**, the load instruction will re-execute. However, if a state change occurs between the original load instruction and the second attempt, then the second attempt will not execute. The first attempt could leave the register file in an inconsistent state, since the register file may have been updated for locations that did not have errors.

The following situations will cause a state change between the original instruction and the second attempt:

- A hardware breakpoint, watchpoint, or vector catch has been set since the first execution that is triggered on re-execution.
- The page tables have been modified since the first execution, resulting in an instruction or data abort trap being taken on re-execution.

In these situations, software may be able to observe that the original load instruction committed some new state despite not fully completing.
A8.3 Uncorrected errors and data poisoning

When an error is detected, the correction mechanism is triggered. However, if the error is a 2-bit error in a RAM protected by ECC, then the error is not correctable.

The behavior on an uncorrected error depends on the type of RAM.

Uncorrected error detected in a data RAM

When an uncorrected error is detected in a data RAM:

- The chunk of data with the error is marked as poisoned. This poison information is then transferred with the data and stored in the cache if the data is allocated back into a cache. The poisoned data is stored per 64 bits of data, except in the L1 data cache where it is stored per 32 bits of data.
- If the interconnect supports poisoning, then the poison is passed along with the data when the line is evicted from the cluster. No abort is generated when a line is poisoned, as the abort can be deferred until the point when the poisoned data is consumed by a load or instruction fetch.

Uncorrected error detected in a tag or dirty RAM

When an uncorrected error is detected in a tag RAM or dirty RAM, either the address or coherency state of the line is not known anymore, and the data cannot be poisoned. In this case, the line is invalidated and an interrupt is generated to notify software that data has potentially been lost.
A8.4 RAS error types

For a standard error record, three error types can be recorded.

When a processing element accesses memory or other state, errors might be detected in that memory or state, and corrected, deferred, or signaled to the processing element as a detected error. The component that detects an error is called a node.

Corrected error (CE)  An error was detected and corrected. It no longer infects the state of the node and has not been silently propagated. The node continues to operate.

Deferred error (DE)  An error was detected, was not corrected, and was deferred. The error is not silently propagated and may be latent in the system. The node continues to operate.

Uncorrected Error (UC)  An error was detected and was not corrected or deferred. The error is latent in the system.

--- Note ---

Uncorrected errors can have subtypes depending on whether the error was produced or consumed at the node.

Errors produced at the node

For uncorrected errors that are produced at the node, the subtypes, in increasing severity, are:

Latent  The error has not been propagated. That is, the error was detected but not consumed, and was not recorded as a deferred error.

Signaled  The error has not been silently propagated. The error has been or might have been consumed, and was not recorded as a deferred error.

--- Note ---

The producer cannot know if a consumer has architecturally consumed the error. If it has definitely not been propagated to any consumer, and signaled otherwise, an error might be marked as Latent.

Unrecoverable (UEU)  The error has not been silently propagated. The node cannot continue operating.

Uncontainable (UC)  The error might have been silently propagated. If the error cannot be isolated, the system must be shut down to avoid catastrophic failure.

Errors consumed at the node

For uncorrected errors that are consumed at the node, the subtypes, in increasing severity, are:

Restartable (UEO)  The error has not been silently propagated. The node halts operation because of consuming an error. The node does not rely on the corrupted data so can continue to operate without repairing the error.

Recoverable (UER)  The error has not been silently propagated. The node halts operation. To continue, the node relies on consuming the corrupted data. If software can locate and repair the error, the halted operation can continue.

Unrecoverable (UEU)  The error has not been silently propagated. The node halts operation and cannot resume from its halted state.

Uncontainable (UC)  The error might have been silently propagated. If the error cannot be isolated, the system must be shut down to avoid catastrophic failure.
Error status priority

The highest priority recorded error type is recorded in the Selected Error Record Primary Status Register. For more information, see \textit{B3.10 ERR0STATUS, Error Record Primary Status Register} on page B3-481.

\textit{Related reference}
\textit{B1.45 ERXSTATUS, Selected Error Record Primary Status Register} on page B1-197
A8.5 Error synchronization barrier

The Error Synchronization Barrier (ESB) instruction synchronizes unrecoverable errors. The RAS extension adds the ESB instruction used to synchronize unrecoverable errors. Unrecoverable errors are containable errors consumed by the core and not silently propagated.

The ESB instruction allows efficient isolation of errors:

- The ESB instruction does not wait for completion of accesses that cannot generate an asynchronous external abort. For example, if all external aborts are handled synchronously or it is known that no such accesses are outstanding.
- The ESB instruction does not order accesses and does not guarantee a pipeline flush.

All unrecoverable errors must be synchronized by an ESB instruction. The ESB instruction guarantees the following:

- All unrecoverable errors that are generated before the ESB instruction have pended a System Error Interrupts (SEI) exception.
- If a physical SEI is pended by or was pending before the ESB instruction is executed:
  - If the physical SEI is unmasked at the current Exception level, then it is taken before completion of the ESB instruction.
  - If the physical SEI is masked at the current Exception level, the pending SEI is cleared, the SEI syndrome is recorded in DISR/DISR_EL1, and DISR/DISR_EL1.A is set to 1. This indicates that the SEI was generated before the ESB by instructions that occur in program order.

The ESB instruction also guarantees the following:

- SEIs generated before the ESB instruction are either taken before or at the ESB instruction, or are pended in DISR/DISR_EL1.
- SEIs generated after the ESB are not pended in DISR/DISR_EL1.

This includes unrecoverable errors that are generated by instructions, translation table walks, and instructions fetches on the same core.

Note

DISR/DISR_EL1 can only be accessed at EL1 or above. If EL2 is implemented and HCR/HCR_EL2.AMO is set to 1, then reads and writes of DISR/DISR_EL1 at Non-secure EL1 access VDISR/VDISR_EL2.

- B2.39 DISR_EL1, Deferred Interrupt Status Register, EL1 on page B2-358.
- B2.105 VDISR_EL2, Virtual Deferred Interrupt Status Register, EL2 on page B2-455.
A8.6 Error reporting

Detected errors are reported in the Error Record Primary Syndrome Register, ERXSTATUS/ERXSTATUS_EL1, and the Error Record Miscellaneous Register, ERXMISC0/ERXMISC0_EL1.

This includes errors that are successfully corrected, and errors that cannot be corrected. If multiple errors occur on the same clock cycle, then only one error is reported but the OF (overflow) bit is set.

There are two error records provided, which can be selected with the ERRSELR/ERRSELR_EL1 register. Record 0 is private to the core, and is updated on any error in the core RAMs including L1 caches, TLB, and L2 cache. Record 1 records any error in the L3 and snoop filter RAMs and is shared between all cores in the cluster.

If enabled in the ERXCTRL/ERXCTRL_EL1 register, all errors that are detected cause a fault handling interrupt. The fault handling interrupt is generated on the nFAULTIRQ[0] pin for L3 and snoop filter errors, or on the nFAULTIRQ[n+1] pin for core n L1 and L2 errors.

Errors that cannot be corrected, and therefore might result in data corruption, also cause an abort or an interrupt signal to be asserted, alerting software to the error. The software can either attempt to recover or can restart the system. Some errors are deferred by poisoning the data. This does not cause an abort at the time of the error, but only when the error is consumed.

- Uncorrectable errors in the L1, L2, or L3 data RAMs when read by an instruction fetch, a load instruction or a TLB pagewalk, might result in a precise data abort or prefetch abort.
- Uncorrectable errors in the L1, L2, or L3 data RAMs when the line is being evicted from a cache causes the data to be poisoned. This might be because of a natural eviction, a linefill from a higher level of cache, a cache maintenance operation, or a snoop. If the poisoned line is evicted from the cluster for any reason, and the interconnect does not support data poisoning, then the nERRIRQ[0] pin is asserted, if enabled.
- Uncorrectable errors in the L1 tag or dirty RAMs, or in the L2 tag RAMs, causes the nERRIRQ[n+1] pin to be asserted for core n, if enabled.
- Uncorrectable errors in the L3 tag RAMs or SCU snoop filter RAMs causes the nERRIRQ[0] pin to be asserted, if enabled.

--- Note ---

- When nERRIRQ is asserted it remains asserted until the error is cleared by a write of 0 to the UE bit in the ERXSTATUS/ERXSTATUS_EL1 register.
- Arm recommends that the nERRIRQ pin is connected to the interrupt controller so that an interrupt or system error is generated when the pin is asserted.

The fault and error interrupt pins are cleared by writing to the ERXSTATUS/ERXSTATUS_EL1 registers.

When a snoop hits on a line with an uncorrectable data error, the data is returned if required by the snoop, but the snoop response indicates that the data is poisoned. If a snoop hits on a tag that has an uncorrectable error, then it is treated as a snoop miss, because the error means that it is unknown if the cache line is valid or not.

The following accesses update the Error Record Primary Syndrome Register:

- ECC error detected in any of the RAM protected by ECC.
- Poisoned data received from the DSU when the CPU does not support ECC protection.
- Dirty data received from the DSU and the data is flagged with a data error.

--- Note ---

It is possible for an error to be counted more than once. For example, multiple accesses can read the location with the error before the line is evicted.
Observations and constraints

The following observations should be made about ERRXSTATUS and ERRXMISCh registers:

- If two or more memory errors occur in the same cycle, only one error is reported and the other error count is incremented. If more than two errors occur on the same cycle then the additional errors will not be counted.
- If two or more first memory error events from different RAMs occur in the same cycle, one of the errors is selected arbitrarily.
- If a new error arrives while the ERRXSTATUS.V bit is set, the way, index, and level information is not updated, but the other error field or the repeat error field is updated.
- If two or more memory errors from different RAMs that do not match the level, way and index information in this register when the ERRXSTATUS.V bit is set, occur in the same cycle, the Other error count field is only incremented once.
- This register is not reset on a warm reset.

Related reference

C2.4 PMU events on page C2-567
B1.45 ERXSTATUS, Selected Error Record Primary Status Register on page B1-197
A8.7 Error injection

To support testing of error handling software, the Cortex-A55 core can fake errors in the error detection logic.

The following table describes the possible types of errors that the core can encounter and therefore fake.

<table>
<thead>
<tr>
<th>Error type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Corrected errors</td>
<td>A CE is generated for a single ECC error on L1 data cache access.</td>
</tr>
<tr>
<td>Deferred errors</td>
<td>A DE is generated for a double ECC error on eviction of a cache line from the L1 to the L2, or as a result of a snoop on the L1.</td>
</tr>
<tr>
<td>Uncontainable errors</td>
<td>A UC is generated for a double ECC error on the L1 TAG RAM following an eviction.</td>
</tr>
<tr>
<td>Latent error</td>
<td>A UEO is generated as a double ECC error on an L1 data read.</td>
</tr>
</tbody>
</table>

The following table describes the registers that handle error injection in the Cortex-A55 core.

<table>
<thead>
<tr>
<th>Register name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERR&lt;n&gt;PFGFR</td>
<td>The ERR Pseudo Fault Generation Feature register defines which errors can be injected.</td>
</tr>
<tr>
<td>ERR&lt;n&gt;PFGCTRL</td>
<td>The ERR Pseudo Fault Generation Control register controls the errors that are injected.</td>
</tr>
<tr>
<td>ERXPFGCDN_EL1</td>
<td>The Selected Pseudo Fault Generation Count Down register controls the fault injection timing.</td>
</tr>
</tbody>
</table>

Note

This mechanism simulates the corruption of any RAM but the data is not corrupted.
Chapter A9
Generic Interrupt Controller CPU interface

This chapter describes the Cortex-A55 core implementation of the Arm Generic Interrupt Controller (GIC) CPU interface.

It contains the following sections:
- *A9.1 About the Generic Interrupt Controller CPU interface* on page A9-110.
- *A9.2 Bypassing the CPU interface* on page A9-111.
A9.1 About the Generic Interrupt Controller CPU interface

The GIC CPU interface, when integrated with an external distributor component, is a resource for supporting and managing interrupts in a cluster system.

The GIC CPU interface hosts registers to mask, identify, and control states of interrupts forwarded to that core. There is a separate GIC CPU interface for each core in the system.

The Cortex-A55 core implements the GIC CPU interface as described in the Arm® Generic Interrupt Controller Architecture Specification. This interfaces with an external GICv3 or GICv4 interrupt distributor component within the system.

Note

This chapter describes only features that are specific to the Cortex-A55 core implementation. Additional information specific to the DSU can be found in Arm® DynamIQ™ Shared Unit Technical Reference Manual.

The GICv4 architecture supports:

• Two security states.
• Interrupt virtualization.
• Software-generated Interrupts (SGIs).
• Message Based Interrupts.
• System register access for the CPU interface.
• Interrupt masking and prioritization.
• Cluster environments, including systems that contain more than eight cores.
• Wake-up events in power management environments.

The GIC includes interrupt grouping functionality that supports:

• Configuring each interrupt to belong to an interrupt group.
• Signaling Group 1 interrupts to the target core using either the IRQ or the FIQ exception request.
• Signaling Group 0 interrupts to the target core using the FIQ exception request only.
• A unified scheme for handling the priority of Group 0 and Group 1 interrupts.

This chapter describes only features that are specific to the Cortex-A55 core implementation.
A9.2 Bypassing the CPU interface

The GIC CPU interface is always implemented within the Cortex-A55 core.

However, you can disable it if you assert the GICCDISABLE signal HIGH at reset. If the GIC is enabled, the input pins nVIRQ and nVFIQ must be tied off to HIGH. This is because the internal GIC CPU interface generates the virtual interrupt signals to the cores. The nIRQ and nFIQ signals are controlled by software, therefore there is no requirement to tie them HIGH. If you disable the GIC CPU interface, the input pins nVIRQ and nVFIQ can be driven by an external GIC in the SoC.

If the Cortex-A55 core is not integrated with an external GICv3 or GICv4 distributor component in the system, then you can disable the GIC CPU interface by asserting the GICCDISABLE signal HIGH at reset.

GIC system register access generates UNDEFINED instruction exceptions when the GICCDISABLE signal is HIGH.
Part B
Register Descriptions
Chapter B1
AArch32 system registers

This chapter describes the system registers in the AArch32 state.

It contains the following sections:

• B1.1 AArch32 registers on page B1-118.
• B1.2 AArch32 architectural system register summary on page B1-119.
• B1.3 AArch32 implementation defined register summary on page B1-125.
• B1.4 AArch32 registers by functional group on page B1-127.
• B1.5 ACTLR, Auxiliary Control Register on page B1-133.
• B1.6 ACTLR2, Auxiliary Control Register 2 on page B1-135.
• B1.7 ADFSR, Auxiliary Data Fault Status Register on page B1-136.
• B1.8 AHTCR, Auxiliary Hypervisor Translation Control Register on page B1-137.
• B1.9 AIDR, Auxiliary ID Register on page B1-139.
• B1.10 AIFSR, Auxiliary Instruction Fault Status Register on page B1-140.
• B1.11 AMAIR0, Auxiliary Memory Attribute Indirection Register 0 on page B1-141.
• B1.12 AMAIR1, Auxiliary Memory Attribute Indirection Register 1 on page B1-142.
• B1.13 ATTBCR, Auxiliary Translation Table Base Control Register on page B1-143.
• B1.14 AVTCR, Auxiliary Virtualized Translation Control Register on page B1-145.
• B1.15 CCSIDR, Cache Size ID Register on page B1-147.
• B1.16 CLIDR, Cache Level ID Register on page B1-150.
• B1.17 CPACR, Architectural Feature Access Control Register on page B1-152.
• B1.18 CPUACTLR, CPU Auxiliary Control Register on page B1-153.
• B1.19 CPUCFR, CPU Configuration Register on page B1-155.
• B1.20 CPUECTLR, CPU Extended Control Register on page B1-157.
• B1.21 CPUPCR, CPU Private Control Register on page B1-161.
• B1.22 CPUPMR, CPU Private Mask Register on page B1-163.
• B1.23 CPUPOR, CPU Private Operation Register on page B1-165.
• B1.24 CPUPSELR, CPU Private Selection Register on page B1-167.
• B1.25 CPUPWRCTLR, CPU Power Control Register on page B1-169.
• B1.26 CSSELR, Cache Size Selection Register on page B1-172.
• B1.27 CTR, Cache Type Register on page B1-173.
• B1.28 DFSR, Data Fault Status Register on page B1-175.
• B1.29 DISR, Deferred Interrupt Status Register on page B1-177.
• B1.30 ERRIDR, Error ID Register on page B1-181.
• B1.31 ERRSELR, Error Record Select Register on page B1-182.
• B1.32 ERXADDR, Selected Error Record Address Register on page B1-183.
• B1.33 ERXADDR2, Selected Error Record Address Register 2 on page B1-184.
• B1.34 ERXCTLR, Selected Error Record Control Register on page B1-185.
• B1.35 ERXCTLR2, Selected Error Record Control Register 2 on page B1-186.
• B1.36 ERXFR, Selected Error Record Feature Register on page B1-187.
• B1.37 ERXFR2, Selected Error Record Feature Register 2 on page B1-188.
• B1.38 ERXMISC0, Selected Error Miscellaneous Register 0 on page B1-189.
• B1.39 ERXMISC1, Selected Error Miscellaneous Register 1 on page B1-190.
• B1.40 ERXMISC2, Selected Error Record Miscellaneous Register 2 on page B1-191.
• B1.41 ERXMISC3, Selected Error Record Miscellaneous Register 3 on page B1-192.
• B1.43 ERXPFGCTRL, Selected Error Pseudo Fault Generation Control Register on page B1-195.
• B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register on page B1-196.
• B1.45 ERXSTATUS, Selected Error Record Primary Status Register on page B1-197.
• B1.46 FCSEIDR, FCSE Process ID Register on page B1-198.
• B1.47 HACR, Hyp Auxiliary Configuration Register on page B1-199.
• B1.48 HACTLR, Hyp Auxiliary Control Register on page B1-200.
• B1.50 HADFSR, Hyp Auxiliary Data Fault Status Syndrome Register on page B1-203.
• B1.51 HAIFSR, Hyp Auxiliary Instruction Fault Status Syndrome Register on page B1-204.
• B1.52 HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0 on page B1-205.
• B1.53 HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1 on page B1-206.
• B1.54 HCR, Hyp Configuration Register on page B1-207.
• B1.55 HCR2, Hyp Configuration Register 2 on page B1-209.
• B1.56 HSCTLR, Hyp System Control Register on page B1-210.
• B1.57 HSR, Hyp Syndrome Register on page B1-212.
• B1.58 HTTBR, Hyp Translation Table Base Register on page B1-214.
• B1.59 ID_AFR0, Auxiliary Feature Register 0 on page B1-215.
• B1.60 ID_DFRO, Debug Feature Register 0 on page B1-216.
• B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218.
• B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220.
• B1.63 ID_ISAR2, Instruction Set Attribute Register 2 on page B1-222.
• B1.64 ID_ISAR3, Instruction Set Attribute Register 3 on page B1-224.
• B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226.
• B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228.
• B1.67 ID_ISAR6, Instruction Set Attribute Register 6 on page B1-230.
• B1.68 ID_MMFRO, Memory Model Feature Register 0 on page B1-231.
• B1.69 ID_MMFRO, Memory Model Feature Register 1 on page B1-233.
• B1.70 ID_MMFRO, Memory Model Feature Register 2 on page B1-235.
• B1.71 ID_MMFRO, Memory Model Feature Register 3 on page B1-237.
• B1.72 ID_MMFRO, Memory Model Feature Register 4 on page B1-239.
• B1.73 ID_PFR0, Processor Feature Register 0 on page B1-241.
• B1.74 ID_PFR1, Processor Feature Register 1 on page B1-243.
• B1.75 IFSR, Instruction Fault Status Register on page B1-245.
• B1.76 MIDR, Main ID Register on page B1-247.
• B1.77 MPIDR, Multiprocessor Affinity Register on page B1-248.
• B1.78 PAIR, Physical Address Register on page B1-250.
• **B1.79 REVIDR, Revision ID Register** on page B1-255.
• **B1.80 SCR, Secure Configuration Register** on page B1-256.
• **B1.81 SCTLR, System Control Register** on page B1-257.
• **B1.82 SDCR, Secure Debug Control Register** on page B1-260.
• **B1.83 TTBCR, Translation Table Base Control Register** on page B1-262.
• **B1.84 TTBCR2, Translation Table Base Control Register 2** on page B1-266.
• **B1.85 TTBR0, Translation Table Base Register 0** on page B1-269.
• **B1.86 TTBR1, Translation Table Base Register 1** on page B1-271.
• **B1.87 VDFSR, Virtual SError Exception Syndrome Register** on page B1-273.
• **B1.88 VDISR, Virtual Deferred Interrupt Status Register** on page B1-274.
• **B1.89 VMPIDR, Virtualization Multiprocessor ID Register** on page B1-277.
• **B1.90 VPIDR, Virtualization Processor ID Register** on page B1-278.
• **B1.91 VTCR, Virtualization Translation Control Register** on page B1-279.
• **B1.92 VTTBR, Virtualization Translation Table Base Register** on page B1-281.
B1.1 AArch32 registers

This chapter provides information about AArch32 system registers with implementation defined bit fields and implementation defined registers associated with the core.

The chapter provides implementation specific information, for a complete description of the registers, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile. The chapter is presented as follows:

AArch32 architectural system register summary

This section identifies the AArch32 architecturally defined registers implemented in the Cortex-A55 core.

The first table identifies the registers that have implementation defined bit fields. The register descriptions for these registers only contain information about the implementation defined bits.

The second table identifies the other architecturally defined registers that are implemented in the Cortex-A55 core. These registers are described in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

AArch32 implementation defined register summary

This section identifies the AArch32 registers implemented in the Cortex-A55 core that are implementation defined.

AArch32 registers by functional group

This section groups the implementation defined registers and architectural system registers with implementation defined bit fields, as identified previously, by function. It also provides reset details for key register types.

Register descriptions

The remainder of the chapter provides register descriptions of the implementation defined registers and architectural system registers with implementation defined bit fields, as identified previously. These are listed in alphabetic order.
B1.2 AArch32 architectural system register summary

This section identifies the AArch32 architectural system registers implemented in the Cortex-A55 core. The section contains two tables:

Registers with implementation defined bit fields

This table identifies the architecturally defined registers in the Cortex-A55 core that have IMPLEMENTATION DEFINED bit fields. The register descriptions for these registers only contain information about the implementation defined features.

See Table B1-1 Registers with implementation defined bit fields on page B1-119.

Other architecturally defined registers

This table identifies the other architecturally defined registers that are implemented in the Cortex-A55 core. These registers are described in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

See Table B1-2 Other architecturally defined registers on page B1-122.

Registers with implementation defined bit fields

For all the registers listed in the following table, coproc==0b1111.

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>Opc1</th>
<th>CRm</th>
<th>Opc2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>(B1.5) ACTLR, Auxiliary Control Register on page B1-133</td>
</tr>
<tr>
<td>ACTLR2</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>3</td>
<td>32</td>
<td>(B1.6) ACTLR2, Auxiliary Control Register 2 on page B1-135</td>
</tr>
<tr>
<td>AIDR</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>7</td>
<td>32</td>
<td>(B1.9) AIDR, Auxiliary ID Register on page B1-139</td>
</tr>
<tr>
<td>ADFSR</td>
<td>c5</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>(B1.7) ADFSR, Auxiliary Data Fault Status Register on page B1-136</td>
</tr>
<tr>
<td>AIFSR</td>
<td>c5</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>(B1.10) AIFSR, Auxiliary Instruction Fault Status Register on page B1-140</td>
</tr>
<tr>
<td>AMAIR0</td>
<td>c10</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>(B1.11) AMAIR0, Auxiliary Memory Attribute Indirection Register 0 on page B1-141</td>
</tr>
<tr>
<td>AMAIR1</td>
<td>c10</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>(B1.12) AMAIR1, Auxiliary Memory Attribute Indirection Register 1 on page B1-142</td>
</tr>
<tr>
<td>CCSIDR</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>(B1.15) CCSIDR, Cache Size ID Register on page B1-147</td>
</tr>
<tr>
<td>CLIDR</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>(B1.16) CLIDR, Cache Level ID Register on page B1-150</td>
</tr>
<tr>
<td>CPACR</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>(B1.17) CPACR, Architectural Feature Access Control Register on page B1-152</td>
</tr>
<tr>
<td>CSSEL R</td>
<td>c0</td>
<td>2</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>(B1.26) CSSEL R, Cache Size Selection Register on page B1-172</td>
</tr>
<tr>
<td>CTR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>(B1.27) CTR, Cache Type Register on page B1-173</td>
</tr>
<tr>
<td>DFSR</td>
<td>c5</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>(B1.28) DFSR, Data Fault Status Register on page B1-175</td>
</tr>
<tr>
<td>DISR</td>
<td>c12</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>(B1.29) DISR, Deferred Interrupt Status Register on page B1-177</td>
</tr>
<tr>
<td>ERRIDR</td>
<td>c5</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>(B1.30) ERRIDR, Error ID Register on page B1-181</td>
</tr>
<tr>
<td>ERRSELR</td>
<td>c5</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>(B1.31) ERRSELR, Error Record Select Register on page B1-182</td>
</tr>
<tr>
<td>ERXADDR</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>3</td>
<td>32</td>
<td>(B1.32) ERXADDR, Selected Error Record Address Register on page B1-183</td>
</tr>
<tr>
<td>Name</td>
<td>CRn</td>
<td>Opc1</td>
<td>CRm</td>
<td>Opc2</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>---------------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>------</td>
<td>-------</td>
<td>----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ERXADDR2</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>7</td>
<td>32</td>
<td>B1.33 ERXADDR2, Selected Error Record Address Register 2 on page B1-184</td>
</tr>
<tr>
<td>ERXCTLR</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>1</td>
<td>32</td>
<td>B1.34 ERXCTLR, Selected Error Record Control Register on page B1-185</td>
</tr>
<tr>
<td>ERXCTRLR2</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>5</td>
<td>32</td>
<td>B1.35 ERXCTRLR2, Selected Error Record Control Register 2 on page B1-186</td>
</tr>
<tr>
<td>ERXFR</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>32</td>
<td>B1.36 ERXFR, Selected Error Record Feature Register on page B1-187</td>
</tr>
<tr>
<td>ERXFR2</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>4</td>
<td>32</td>
<td>B1.37 ERXFR2, Selected Error Record Feature Register 2 on page B1-188</td>
</tr>
<tr>
<td>ERXMISC0</td>
<td>c5</td>
<td>0</td>
<td>c5</td>
<td>0</td>
<td>32</td>
<td>B1.38 ERXMISC0, Selected Error Miscellaneous Register 0 on page B1-189</td>
</tr>
<tr>
<td>ERXMISC1</td>
<td>c5</td>
<td>0</td>
<td>c5</td>
<td>1</td>
<td>32</td>
<td>B1.39 ERXMISC1, Selected Error Miscellaneous Register 1 on page B1-190</td>
</tr>
<tr>
<td>ERXMISC2</td>
<td>c5</td>
<td>0</td>
<td>c5</td>
<td>4</td>
<td>32</td>
<td>B1.40 ERXMISC2, Selected Error Record Miscellaneous Register 2 on page B1-191</td>
</tr>
<tr>
<td>ERXMISC3</td>
<td>c5</td>
<td>0</td>
<td>c5</td>
<td>5</td>
<td>32</td>
<td>B1.41 ERXMISC3, Selected Error Record Miscellaneous Register 3 on page B1-192</td>
</tr>
<tr>
<td>ERXSTATUS</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>2</td>
<td>32</td>
<td>B1.45 ERXSTATUS, Selected Error Record Primary Status Register on page B1-197</td>
</tr>
<tr>
<td>FCSEIDR</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B1.46 FCSEIDR, FCSE Process ID Register on page B1-198</td>
</tr>
<tr>
<td>FPSID</td>
<td>c5</td>
<td>4</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>Floating-Point System ID Register. For more information, see the Arm® Cortex®-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual.</td>
</tr>
<tr>
<td>HACR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>7</td>
<td>32</td>
<td>B1.47 HACR, Hyp Auxiliary Configuration Register on page B1-199</td>
</tr>
<tr>
<td>HACTLR</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>B1.48 HACTLR, Hyp Auxiliary Control Register on page B1-200</td>
</tr>
<tr>
<td>HACTLR2</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>3</td>
<td>32</td>
<td>B1.49 HACTLR2, Hyp Auxiliary Control Register 2 on page B1-202</td>
</tr>
<tr>
<td>HADFSR</td>
<td>c5</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>B1.50 HADFSR, Hyp Auxiliary Data Fault Status Syndrome Register on page B1-203</td>
</tr>
<tr>
<td>HAIFSR</td>
<td>c5</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>B1.51 HAIFSR, Hyp Auxiliary Instruction Fault Status Syndrome Register on page B1-204</td>
</tr>
<tr>
<td>HAMAIR0</td>
<td>c10</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>B1.52 HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0 on page B1-205</td>
</tr>
<tr>
<td>HAMAIR1</td>
<td>c10</td>
<td>4</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>B1.53 HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1 on page B1-206</td>
</tr>
<tr>
<td>HCR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>B1.54 HCR, Hyp Configuration Register on page B1-207</td>
</tr>
<tr>
<td>HCR2</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>4</td>
<td>32</td>
<td>B1.55 HCR2, Hyp Configuration Register 2 on page B1-209</td>
</tr>
<tr>
<td>HSR</td>
<td>c5</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>B1.57 HSR, Hyp Syndrome Register on page B1-212</td>
</tr>
<tr>
<td>ID_AFR0</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>3</td>
<td>32</td>
<td>B1.59 ID_AFR0, Auxiliary Feature Register 0 on page B1-215</td>
</tr>
<tr>
<td>ID_DFR0</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>2</td>
<td>32</td>
<td>B1.60 ID_DFR0, Debug Feature Register 0 on page B1-216</td>
</tr>
<tr>
<td>Name</td>
<td>CRn</td>
<td>Opc1</td>
<td>CRm</td>
<td>Opc2</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>------</td>
<td>--------</td>
<td>-------------------------------------------------------</td>
</tr>
<tr>
<td>ID_ISAR0</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>B1.61 ID_ISAR0, Instruction Set Attribute Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-218</td>
</tr>
<tr>
<td>ID_ISAR1</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>B1.62 ID_ISAR1, Instruction Set Attribute Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-220</td>
</tr>
<tr>
<td>ID_ISAR2</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>2</td>
<td>32</td>
<td>B1.63 ID_ISAR2, Instruction Set Attribute Register 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-222</td>
</tr>
<tr>
<td>ID_ISAR3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>3</td>
<td>32</td>
<td>B1.64 ID_ISAR3, Instruction Set Attribute Register 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-224</td>
</tr>
<tr>
<td>ID_ISAR4</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>4</td>
<td>32</td>
<td>B1.65 ID_ISAR4, Instruction Set Attribute Register 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-226</td>
</tr>
<tr>
<td>ID_ISAR5</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>5</td>
<td>32</td>
<td>B1.66 ID_ISAR5, Instruction Set Attribute Register 5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-228</td>
</tr>
<tr>
<td>ID_ISAR6</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>7</td>
<td>32</td>
<td>B1.67 ID_ISAR6, Instruction Set Attribute Register 6</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-230</td>
</tr>
<tr>
<td>ID_MMFR0</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>4</td>
<td>32</td>
<td>B1.68 ID_MMFR0, Memory Model Feature Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-231</td>
</tr>
<tr>
<td>ID_MMFR1</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>5</td>
<td>32</td>
<td>B1.69 ID_MMFR1, Memory Model Feature Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-233</td>
</tr>
<tr>
<td>ID_MMFR2</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>6</td>
<td>32</td>
<td>B1.70 ID_MMFR2, Memory Model Feature Register 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-235</td>
</tr>
<tr>
<td>ID_MMFR3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>7</td>
<td>32</td>
<td>B1.71 ID_MMFR3, Memory Model Feature Register 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-237</td>
</tr>
<tr>
<td>ID_MMFR4</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>6</td>
<td>32</td>
<td>B1.72 ID_MMFR4, Memory Model Feature Register 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-239</td>
</tr>
<tr>
<td>ID_PFR0</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>B1.73 ID_PFR0, Processor Feature Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-241</td>
</tr>
<tr>
<td>ID_PFR1</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>B1.74 ID_PFR1, Processor Feature Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-243</td>
</tr>
<tr>
<td>IFSR</td>
<td>c5</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>B1.75 IFSR, Instruction Fault Status Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-245</td>
</tr>
<tr>
<td>MIDR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>0, 4, or 7</td>
<td>32</td>
<td>B1.76 MIDR, Main ID Register on page B1-247</td>
</tr>
<tr>
<td>MPIDR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>5</td>
<td>32</td>
<td>B1.77 MPIDR, Multiprocessor Affinity Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-248</td>
</tr>
<tr>
<td>PAR (32 bits access)</td>
<td>c7</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>32</td>
<td>B1.78 PAR, Physical Address Register on page B1-250</td>
</tr>
<tr>
<td>PAR (64 bits access)</td>
<td>-</td>
<td>0</td>
<td>c7</td>
<td>-</td>
<td>64</td>
<td>B1.78 PAR, Physical Address Register on page B1-250</td>
</tr>
<tr>
<td>REVIDR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>6</td>
<td>32</td>
<td>B1.79 REVIDR, Revision ID Register on page B1-255</td>
</tr>
<tr>
<td>SCR</td>
<td>c1</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>B1.80 SCR, Secure Configuration Register on page B1-256</td>
</tr>
<tr>
<td>SCTL R</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B1.81 SCTL R, System Control Register on page B1-257</td>
</tr>
<tr>
<td>SDCR</td>
<td>c1</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>B1.82 SDCR, Secure Debug Control Register on page B1-260</td>
</tr>
<tr>
<td>TTBCR</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>B1.83 TTBCR, Translation Table Base Control Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on page B1-262</td>
</tr>
<tr>
<td>TTBR0 (32 bits access)</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B1.85 TTBR0, Translation Table Base Register 0 on page B1-269</td>
</tr>
</tbody>
</table>
Table B1-1  Registers with implementation defined bit fields (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>Opc1</th>
<th>CRm</th>
<th>Opc2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTBR0 (64 bits access)</td>
<td>-</td>
<td>0</td>
<td>c2</td>
<td>-</td>
<td>64</td>
<td>B1.85 TTBR0, Translation Table Base Register 0 on page B1-269</td>
</tr>
<tr>
<td>TTBR1 (32 bits access)</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>B1.86 TTBR1, Translation Table Base Register 1 on page B1-271</td>
</tr>
<tr>
<td>TTBR1 (64 bits access)</td>
<td>-</td>
<td>1</td>
<td>c2</td>
<td>-</td>
<td>64</td>
<td>B1.86 TTBR1, Translation Table Base Register 1 on page B1-271</td>
</tr>
<tr>
<td>VDFSR</td>
<td>c5</td>
<td>4</td>
<td>c2</td>
<td>3</td>
<td>32</td>
<td>B1.87 VDFSR, Virtual SError Exception Syndrome Register on page B1-273</td>
</tr>
<tr>
<td>VDISR</td>
<td>c12</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>B1.88 VDISR, Virtual Deferred Interrupt Status Register on page B1-274</td>
</tr>
<tr>
<td>VMPIDR</td>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>5</td>
<td>32</td>
<td>B1.89 VMPIDR, Virtualization Multiprocessor ID Register on page B1-277</td>
</tr>
<tr>
<td>VPIDR</td>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B1.90 VPIDR, Virtualization Processor ID Register on page B1-278</td>
</tr>
<tr>
<td>VTCR</td>
<td>c2</td>
<td>4</td>
<td>c1</td>
<td>2</td>
<td>32</td>
<td>B1.91 VTCR, Virtualization Translation Control Register on page B1-279</td>
</tr>
<tr>
<td>VTTBR</td>
<td>-</td>
<td>6</td>
<td>c2</td>
<td>-</td>
<td>64</td>
<td>B1.92 VTTBR, Virtualization Translation Table Base Register on page B1-281</td>
</tr>
</tbody>
</table>

Other architecturally defined registers

For the registers listed in the following table, coproc==0b1111, except for:

- Jazelle ID Register.
- Jazelle Main Configuration Register.
- Jazelle OS Control Register.

For these registers, coproc==0b1110.

Table B1-2  Other architecturally defined registers

<table>
<thead>
<tr>
<th>Name</th>
<th>CRn</th>
<th>Opc1</th>
<th>CRm</th>
<th>Opc2</th>
<th>Width</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPACR</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>Architectural Feature Access Control Register</td>
</tr>
<tr>
<td>CNTFRQ</td>
<td>c14</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Timer Clock Ticks per Second</td>
</tr>
<tr>
<td>CNTHCTL</td>
<td>c14</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Timer Hyp Control register</td>
</tr>
<tr>
<td>CNTHP_CTL</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Hyp Physical Timer Control register</td>
</tr>
<tr>
<td>CNTHP_CVAL</td>
<td>-</td>
<td>6</td>
<td>c14</td>
<td>-</td>
<td>64</td>
<td>Counter-timer Hyp Physical CompareValue register</td>
</tr>
<tr>
<td>CNTHP_TVAL</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Hyp Physical TimerValue register</td>
</tr>
<tr>
<td>CNTKCTL</td>
<td>c14</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Kernel Control register</td>
</tr>
<tr>
<td>CNTP_CTL</td>
<td>c14</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Physical Timer Control register</td>
</tr>
<tr>
<td>CNTP_CVAL</td>
<td>-</td>
<td>2</td>
<td>c14</td>
<td>-</td>
<td>64</td>
<td>Counter-timer Physical Timer CompareValue register</td>
</tr>
<tr>
<td>CNTP_TVAL</td>
<td>c14</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Physical TimerValue register</td>
</tr>
<tr>
<td>CNTPCT</td>
<td>-</td>
<td>0</td>
<td>c14</td>
<td>-</td>
<td>64</td>
<td>Counter-timer Physical Count register</td>
</tr>
<tr>
<td>CNTV_CTL</td>
<td>c14</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Virtual Timer Control register</td>
</tr>
<tr>
<td>CNTV_CVAL</td>
<td>-</td>
<td>3</td>
<td>c14</td>
<td>-</td>
<td>64</td>
<td>Counter-timer Virtual Timer CompareValue register</td>
</tr>
<tr>
<td>Name</td>
<td>CRn</td>
<td>Opc1</td>
<td>CRm</td>
<td>Opc2</td>
<td>Width</td>
<td>description</td>
</tr>
<tr>
<td>--------------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>------</td>
<td>--------</td>
<td>-------------------------------------------------------</td>
</tr>
<tr>
<td>CNTV_TVAL</td>
<td>c14</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Virtual Timer Value register</td>
</tr>
<tr>
<td>CNTVCT</td>
<td>-</td>
<td>1</td>
<td>c14</td>
<td>-</td>
<td>64</td>
<td>Counter-timer Virtual Count register</td>
</tr>
<tr>
<td>CNTVOFF</td>
<td>-</td>
<td>4</td>
<td>c14</td>
<td>-</td>
<td>64</td>
<td>Counter-timer Virtual Offset register</td>
</tr>
<tr>
<td>CONTEXTIDR</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>Context ID Register</td>
</tr>
<tr>
<td>DACR</td>
<td>c3</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Domain Access Control Register</td>
</tr>
<tr>
<td>DFAR</td>
<td>c6</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Data Fault Address Register</td>
</tr>
<tr>
<td>DLR</td>
<td>c4</td>
<td>3</td>
<td>c5</td>
<td>1</td>
<td>32</td>
<td>Debug Link Register</td>
</tr>
<tr>
<td>DSPSR</td>
<td>c4</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>32</td>
<td>Debug Saved Program Status Register</td>
</tr>
<tr>
<td>FPEXC</td>
<td>c5</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>Floating-point Exception Control register</td>
</tr>
<tr>
<td>HCPTR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>2</td>
<td>32</td>
<td>Hypervisor Coprocessor Trap Register</td>
</tr>
<tr>
<td>HDCR</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>Hypervisor Debug Control Register</td>
</tr>
<tr>
<td>HDFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Hypervisor Data Fault Address</td>
</tr>
<tr>
<td>HIFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>Hypervisor Instruction Fault Address</td>
</tr>
<tr>
<td>HMAIR0</td>
<td>c10</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>Hypervisor Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>HMAIR1</td>
<td>c10</td>
<td>4</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Hypervisor Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>HPFAR</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>4</td>
<td>32</td>
<td>Hypervisor IPA Fault Address</td>
</tr>
<tr>
<td>HTCR</td>
<td>c2</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>Hypervisor Translation Control Register</td>
</tr>
<tr>
<td>HTPIDR</td>
<td>c13</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>Hypervisor Software Thread ID Register</td>
</tr>
<tr>
<td>HTTBR</td>
<td>-</td>
<td>4</td>
<td>c2</td>
<td>-</td>
<td>64</td>
<td>Hypervisor Translation Table Base Register</td>
</tr>
<tr>
<td>HVBAR</td>
<td>c12</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Hypervisor Vector Base Address</td>
</tr>
<tr>
<td>IFAR</td>
<td>c6</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>Instruction Fault Address Register</td>
</tr>
<tr>
<td>ISR</td>
<td>c12</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Interrupt Status Register</td>
</tr>
<tr>
<td>JIDR</td>
<td>c0</td>
<td>7</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Jazelle ID Register</td>
</tr>
<tr>
<td>JMCR</td>
<td>c2</td>
<td>7</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Jazelle Main Configuration Register</td>
</tr>
<tr>
<td>JOSCR</td>
<td>c1</td>
<td>7</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Jazelle OS Control Register</td>
</tr>
<tr>
<td>MAIR0</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Memory Attribute Indirection Register 0</td>
</tr>
<tr>
<td>MAIR1</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Memory Attribute Indirection Register 1</td>
</tr>
<tr>
<td>MVBAR</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>Monitor Vector Base Address Register</td>
</tr>
<tr>
<td>MVFR0</td>
<td>c0</td>
<td>2</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>Media and VFP Feature Register 0</td>
</tr>
<tr>
<td>MVFR1</td>
<td>c0</td>
<td>2</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>Media and VFP Feature Register 1</td>
</tr>
<tr>
<td>MVFR2</td>
<td>c0</td>
<td>2</td>
<td>c3</td>
<td>2</td>
<td>32</td>
<td>Media and VFP Feature Register 2</td>
</tr>
<tr>
<td>NMRR</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Normal Memory Remap Register</td>
</tr>
<tr>
<td>PRRR</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>Primary Region Remap Register</td>
</tr>
<tr>
<td>RMR</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>Reset Management Register</td>
</tr>
<tr>
<td>SDER</td>
<td>c1</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>Secure Debug Enable Register</td>
</tr>
<tr>
<td>Name</td>
<td>CRn</td>
<td>Opc1</td>
<td>CRm</td>
<td>Opc2</td>
<td>Width</td>
<td>description</td>
</tr>
<tr>
<td>----------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>------</td>
<td>-------</td>
<td>--------------------------</td>
</tr>
<tr>
<td>TCMTR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>TCM Type Register</td>
</tr>
<tr>
<td>TLBTR</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>3</td>
<td>32</td>
<td>TLB Type Register</td>
</tr>
<tr>
<td>TPIDRPRW</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>4</td>
<td>32</td>
<td>Privileged Only Thread ID Register</td>
</tr>
<tr>
<td>TPIDRURO</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>3</td>
<td>32</td>
<td>User Read Only Thread ID Register</td>
</tr>
<tr>
<td>TPIDRURW</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>User Read/Write Thread ID Register</td>
</tr>
<tr>
<td>VBAR</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Vector Base Address Register</td>
</tr>
</tbody>
</table>
### AArch32 implementation defined register summary

This section identifies the AArch32 registers implemented in the Cortex-A55 core that are implementation defined. The list of registers is sorted by opcode.

The registers that are implemented but are architecturally defined are described in the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

<table>
<thead>
<tr>
<th>Name</th>
<th>Copro</th>
<th>CRn</th>
<th>Opc1</th>
<th>CRm</th>
<th>Opc2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AHTCR</td>
<td>cp15</td>
<td>c15</td>
<td>4</td>
<td>c7</td>
<td>0</td>
<td>32</td>
<td><strong>B1.8 AHTCR, Auxiliary Hypervisor Translation Control Register</strong> on page B1-137</td>
</tr>
<tr>
<td>ATTBCR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c7</td>
<td>1</td>
<td>32</td>
<td><strong>B1.13 ATTBCR, Auxiliary Translation Table Base Control Register</strong> on page B1-143</td>
</tr>
<tr>
<td>AVTCR</td>
<td>cp15</td>
<td>c15</td>
<td>4</td>
<td>c7</td>
<td>1</td>
<td>32</td>
<td><strong>B1.14 AVTCR, Auxiliary Virtualized Translation Control Register</strong> on page B1-145</td>
</tr>
<tr>
<td>CPUACTLR</td>
<td>cp15</td>
<td>-</td>
<td>0</td>
<td>c15</td>
<td>-</td>
<td>64</td>
<td><strong>B1.18 CPUACTLR, CPU Auxiliary Control Register</strong> on page B1-153</td>
</tr>
<tr>
<td>CPUCFR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td><strong>B1.19 CPUCFR, CPU Configuration Register</strong> on page B1-155</td>
</tr>
<tr>
<td>CPUECTLR</td>
<td>cp15</td>
<td>-</td>
<td>4</td>
<td>c15</td>
<td>-</td>
<td>64</td>
<td><strong>B1.20 CPUECTLR, CPU Extended Control Register</strong> on page B1-157</td>
</tr>
<tr>
<td>CPUPCR</td>
<td>cp15</td>
<td>c15</td>
<td>6</td>
<td>c8</td>
<td>1</td>
<td>64</td>
<td><strong>B1.21 CPUPCR, CPU Private Control Register</strong> on page B1-161</td>
</tr>
<tr>
<td>CPUPMR</td>
<td>cp15</td>
<td>c15</td>
<td>6</td>
<td>c8</td>
<td>3</td>
<td>64</td>
<td><strong>B1.22 CPUPMR, CPU Private Mask Register</strong> on page B1-163</td>
</tr>
<tr>
<td>CPUPOR</td>
<td>cp15</td>
<td>c15</td>
<td>6</td>
<td>c8</td>
<td>2</td>
<td>64</td>
<td><strong>B1.23 CPUPOR, CPU Private Operation Register</strong> on page B1-165</td>
</tr>
<tr>
<td>CPUPSELR</td>
<td>cp15</td>
<td>c15</td>
<td>6</td>
<td>c8</td>
<td>0</td>
<td>32</td>
<td><strong>B1.24 CPUPSELR, CPU Private Selection Register</strong> on page B1-167</td>
</tr>
<tr>
<td>CPUPWRCTLR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c2</td>
<td>7</td>
<td>32</td>
<td><strong>B1.25 CPUPWRCTLR, CPU Power Control Register</strong> on page B1-169</td>
</tr>
<tr>
<td>ERR0PFGFR&lt;sup&gt;c&lt;/sup&gt;</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>32</td>
<td><strong>B3.9 ERR0PFGFR, Error Pseudo Fault Generation Feature Register</strong> on page B3-479</td>
</tr>
<tr>
<td>ERR0PFGCTLRL&lt;sup&gt;c&lt;/sup&gt;</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>32</td>
<td><strong>B3.8 ERR0PFGCTLRL, Error Pseudo Fault Generation Control Register</strong> on page B3-477</td>
</tr>
<tr>
<td>ERR0PFGCDNR&lt;sup&gt;c&lt;/sup&gt;</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>32</td>
<td><strong>B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register</strong> on page B3-476</td>
</tr>
<tr>
<td>ERXPFGCDNR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c2</td>
<td>2</td>
<td>32</td>
<td><strong>B1.42 ERXPFGCDNR, Selected Error Pseudo Fault Generation Count Down Register</strong> on page B1-193</td>
</tr>
<tr>
<td>ERXPFGCTLRL</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td><strong>B1.43 ERXPFGCTLRL, Selected Error Pseudo Fault Generation Control Register</strong> on page B1-195</td>
</tr>
<tr>
<td>ERXPFGFR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td><strong>B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register</strong> on page B1-196</td>
</tr>
</tbody>
</table>

The following table shows the 32-bit wide implementation defined Cluster registers. Details of these registers can be found in *Arm® DynamIQ® Shared Unit Technical Reference Manual*.

<sup>c</sup> There is no direct access to ERR0* registers using MCR and MRC.
<table>
<thead>
<tr>
<th>Name</th>
<th>Copro</th>
<th>CRn</th>
<th>Opc1</th>
<th>CRm</th>
<th>Opc2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLUSTERCFR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>Cluster configuration register.</td>
</tr>
<tr>
<td>CLUSTERIDR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>Cluster main revision ID.</td>
</tr>
<tr>
<td>CLUSTEREVIDR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>2</td>
<td>32-bit</td>
<td>Cluster ECO ID.</td>
</tr>
<tr>
<td>CLUSTERACTRLR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>3</td>
<td>32-bit</td>
<td>Cluster auxiliary control register.</td>
</tr>
<tr>
<td>CLUSTERECTLR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>4</td>
<td>32-bit</td>
<td>Cluster extended control register.</td>
</tr>
<tr>
<td>CLUSTERPWRCTLR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>5</td>
<td>32-bit</td>
<td>Cluster power control register.</td>
</tr>
<tr>
<td>CLUSTERPWRDN</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>6</td>
<td>32-bit</td>
<td>Cluster power down register.</td>
</tr>
<tr>
<td>CLUSTERPWRSTAT</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>7</td>
<td>32-bit</td>
<td>Cluster power status register.</td>
</tr>
<tr>
<td>CLUSTERTHREADSID</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>32-bit</td>
<td>Cluster thread scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERACPSID</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>1</td>
<td>32-bit</td>
<td>Cluster ACP scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERSTASHSID</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>2</td>
<td>32-bit</td>
<td>Cluster stash scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERPARTCR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>3</td>
<td>32-bit</td>
<td>Cluster partition control register.</td>
</tr>
<tr>
<td>CLUSTERBUSQOS</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>4</td>
<td>32-bit</td>
<td>Cluster bus QoS control register.</td>
</tr>
<tr>
<td>CLUSTERL3HIT</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>5</td>
<td>32-bit</td>
<td>Cluster L3 hit counter register.</td>
</tr>
<tr>
<td>CLUSTERL3MISS</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>6</td>
<td>32-bit</td>
<td>Cluster L3 miss counter register.</td>
</tr>
<tr>
<td>CLUSTERTHREADSIDOVR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>7</td>
<td>32-bit</td>
<td>Cluster thread scheme ID override register.</td>
</tr>
<tr>
<td>CLUSTERPM*</td>
<td>cp15</td>
<td>c15</td>
<td>0 or 6</td>
<td>c5-c6</td>
<td>0-7</td>
<td>32-bit or 64-bit</td>
<td>Cluster PMU registers.</td>
</tr>
</tbody>
</table>
## B1.4 AArch32 registers by functional group

This section identifies the AArch32 registers by their functional groups and applies to the registers in the core that are implementation defined or have micro-architectural bit fields.

Reset values are provided for these registers.

### Identification registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIDR</td>
<td>RO</td>
<td>0x00000000</td>
<td><a href="#">B1.9 AIDR, Auxiliary ID Register on page B1-139</a></td>
</tr>
<tr>
<td>CCSIDR</td>
<td>RO</td>
<td>-</td>
<td><a href="#">B1.15 CCSIDR, Cache Size ID Register on page B1-147</a></td>
</tr>
<tr>
<td>CLIDR</td>
<td>RO</td>
<td>UNK</td>
<td><a href="#">B1.16 CLIDR, Cache Level ID Register on page B1-150</a></td>
</tr>
<tr>
<td>CSSELR</td>
<td>RW</td>
<td>0x00000000, [2:0]</td>
<td><strong><a href="#">B1.26 CSSELR, Cache Size Selection Register on page B1-172</a></strong></td>
</tr>
<tr>
<td>CTR</td>
<td>RO</td>
<td>0x84448004</td>
<td><a href="#">B1.27 CTR, Cache Type Register on page B1-173</a></td>
</tr>
<tr>
<td>ID_AFR0</td>
<td>RO</td>
<td>0x00000000</td>
<td><a href="#">B1.59 ID_AFR0, Auxiliary Feature Register 0 on page B1-215</a></td>
</tr>
<tr>
<td>ID_DFR0</td>
<td>RO</td>
<td>0x30100066</td>
<td><a href="#">B1.60 ID_DFR0, Debug Feature Register 0 on page B1-216</a></td>
</tr>
<tr>
<td>ID_ISAR0</td>
<td>RO</td>
<td>0x21011110</td>
<td><a href="#">B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218</a></td>
</tr>
<tr>
<td>ID_ISAR1</td>
<td>RO</td>
<td>0x13112111</td>
<td><a href="#">B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220</a></td>
</tr>
<tr>
<td>ID_ISAR2</td>
<td>RO</td>
<td>0x21232042</td>
<td><a href="#">B1.63 ID_ISAR2, Instruction Set Attribute Register 2 on page B1-222</a></td>
</tr>
<tr>
<td>ID_ISAR3</td>
<td>RO</td>
<td>0x11112131</td>
<td><a href="#">B1.64 ID_ISAR3, Instruction Set Attribute Register 3 on page B1-224</a></td>
</tr>
<tr>
<td>ID_ISAR4</td>
<td>RO</td>
<td>0x00111142</td>
<td><a href="#">B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226</a></td>
</tr>
<tr>
<td>ID_ISAR5</td>
<td>RO</td>
<td>0x00111121</td>
<td><a href="#">B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228</a></td>
</tr>
<tr>
<td>ID_ISAR6</td>
<td>RO</td>
<td>0x00000010</td>
<td><a href="#">B1.67 ID_ISAR6, Instruction Set Attribute Register 6 on page B1-230</a></td>
</tr>
<tr>
<td>ID_MMFR0</td>
<td>RO</td>
<td>0x10201105</td>
<td><a href="#">B1.68 ID_MMFR0, Memory Model Feature Register 0 on page B1-231</a></td>
</tr>
<tr>
<td>ID_MMFR1</td>
<td>RO</td>
<td>0x40000000</td>
<td><a href="#">B1.69 ID_MMFR1, Memory Model Feature Register 1 on page B1-233</a></td>
</tr>
<tr>
<td>ID_MMFR2</td>
<td>RO</td>
<td>0x1260000</td>
<td><a href="#">B1.70 ID_MMFR2, Memory Model Feature Register 2 on page B1-235</a></td>
</tr>
<tr>
<td>ID_MMFR3</td>
<td>RO</td>
<td>0x210221</td>
<td><a href="#">B1.71 ID_MMFR3, Memory Model Feature Register 3 on page B1-237</a></td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>------</td>
<td>---------</td>
<td>------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ID_MMFR4</td>
<td>RO</td>
<td>0x00021110</td>
<td>B1.72 ID_MMFR4, Memory Model Feature Register 4 on page B1-239</td>
</tr>
<tr>
<td>ID_PFR0</td>
<td>RO</td>
<td>0x0000131</td>
<td>B1.73 ID_PFR0, Processor Feature Register 0 on page B1-241</td>
</tr>
<tr>
<td>ID_PFR1</td>
<td>RO</td>
<td>0x10011011</td>
<td>B1.74 ID_PFR1, Processor Feature Register 1 on page B1-243</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bits [31:28] are 0x1 if the GIC CPU interface is implemented and enabled, and 0x0 otherwise.</td>
</tr>
<tr>
<td>MIDR</td>
<td>RO</td>
<td>0x412FD050</td>
<td>B1.76 MIDR, Main ID Register on page B1-247</td>
</tr>
<tr>
<td>MPIDR</td>
<td>RO</td>
<td>-</td>
<td>B1.77 MPIDR, Multiprocessor Affinity Register on page B1-248</td>
</tr>
<tr>
<td>REVIDR</td>
<td>RO</td>
<td>0x00000000</td>
<td>B1.79 REVIDR, Revision ID Register on page B1-255</td>
</tr>
<tr>
<td>VMPIDR</td>
<td>RW</td>
<td>-</td>
<td>B1.89 VMPIDR, Virtualization Multiprocessor ID Register on page B1-277</td>
</tr>
<tr>
<td>VPIDR</td>
<td>RW</td>
<td>0x412FD050</td>
<td>B1.90 VPIDR, Virtualization Processor ID Register on page B1-278</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The reset value is the value of MPIDR.</td>
</tr>
</tbody>
</table>

**Other system control registers**

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR</td>
<td>RW</td>
<td>B1.5 ACTLR, Auxiliary Control Register on page B1-133</td>
</tr>
<tr>
<td>ACTLR2</td>
<td>RW</td>
<td>B1.6 ACTLR2, Auxiliary Control Register 2 on page B1-135</td>
</tr>
<tr>
<td>HACTLR</td>
<td>RW</td>
<td>B1.48 HACTLR, Hyp Auxiliary Control Register on page B1-200</td>
</tr>
<tr>
<td>HACTLR2</td>
<td>RW</td>
<td>B1.49 HACTLR2, Hyp Auxiliary Control Register 2 on page B1-202</td>
</tr>
<tr>
<td>HSCTLR</td>
<td>RW</td>
<td>B1.56 HSCTLR, Hyp System Control Register on page B1-210</td>
</tr>
<tr>
<td>SCTLR</td>
<td>RW</td>
<td>B1.81 SCTLR, System Control Register on page B1-257</td>
</tr>
</tbody>
</table>

**RAS registers**

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DISR</td>
<td>RW</td>
<td>B1.29 DISR, Deferred Interrupt Status Register on page B1-177</td>
</tr>
<tr>
<td>ERRIDR</td>
<td>RO</td>
<td>B1.30 ERRIDR, Error ID Register on page B1-181</td>
</tr>
<tr>
<td>ERRSEL</td>
<td>RW</td>
<td>B1.31 ERRSEL, Error Record Select Register on page B1-182</td>
</tr>
<tr>
<td>ERXADDR</td>
<td>RW</td>
<td>B1.32 ERXADDR, Selected Error Record Address Register on page B1-183</td>
</tr>
<tr>
<td>ERXADDR2</td>
<td>RW</td>
<td>B1.33 ERXADDR2, Selected Error Record Address Register 2 on page B1-184</td>
</tr>
<tr>
<td>ERXCTRL</td>
<td>RW</td>
<td>B1.34 ERXCTRL, Selected Error Record Control Register on page B1-185</td>
</tr>
<tr>
<td>ERXCTRL2</td>
<td>RW</td>
<td>B1.35 ERXCTRL2, Selected Error Record Control Register 2 on page B1-186</td>
</tr>
<tr>
<td>ERXFR</td>
<td>RO</td>
<td>B1.36 ERXFR, Selected Error Record Feature Register on page B1-187</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ERXFR2</td>
<td>RO</td>
<td>B1.37 ERXFR2, Selected Error Record Feature Register 2 on page B1-188</td>
</tr>
<tr>
<td>ERXMSC0</td>
<td>RW</td>
<td>B1.38 ERXMSC0, Selected Error Miscellaneous Register 0 on page B1-189</td>
</tr>
<tr>
<td>ERXMSC1</td>
<td>RW</td>
<td>B1.39 ERXMSC1, Selected Error Miscellaneous Register 1 on page B1-190</td>
</tr>
<tr>
<td>ERXMSC2</td>
<td>RW</td>
<td>B1.40 ERXMSC2, Selected Error Record Miscellaneous Register 2 on page B1-191</td>
</tr>
<tr>
<td>ERXMSC3</td>
<td>RW</td>
<td>B1.41 ERXMSC3, Selected Error Record Miscellaneous Register 3 on page B1-192</td>
</tr>
<tr>
<td>ERXPFGCDNR</td>
<td>RW</td>
<td>B1.42 ERXPFGCDNR, Selected Error Pseudo Fault Generation Count Down Register on page B1-193</td>
</tr>
<tr>
<td>ERXPFGCTRL</td>
<td>RW</td>
<td>B1.43 ERXPFGCTRL, Selected Error Pseudo Fault Generation Control Register on page B1-195</td>
</tr>
<tr>
<td>ERXPFGFR</td>
<td>RO</td>
<td>B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register on page B1-196</td>
</tr>
<tr>
<td>ERXSTATUS</td>
<td>RW</td>
<td>B1.45 ERXSTATUS, Selected Error Record Primary Status Register on page B1-197</td>
</tr>
<tr>
<td>HCR2</td>
<td>RW</td>
<td>B1.55 HCR2, Hyp Configuration Register 2 on page B1-209</td>
</tr>
<tr>
<td>VDFSР</td>
<td>RW</td>
<td>B1.87 VDFSР, Virtual SError Exception Syndrome Register on page B1-273</td>
</tr>
<tr>
<td>VDISR</td>
<td>RW</td>
<td>B1.88 VDISR, Virtual Deferred Interrupt Status Register on page B1-274</td>
</tr>
</tbody>
</table>

### Virtual Memory control registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMAIR0</td>
<td>RW</td>
<td>B1.11 AMAIR0, Auxiliary Memory Attribute Indirection Register 0 on page B1-141</td>
</tr>
<tr>
<td>AMAIR1</td>
<td>RW</td>
<td>B1.12 AMAIR1, Auxiliary Memory Attribute Indirection Register 1 on page B1-142</td>
</tr>
<tr>
<td>AHTCR</td>
<td>RW</td>
<td>B1.8 AHTCR, Auxiliary Hypervisor Translation Control Register on page B1-137</td>
</tr>
<tr>
<td>ATTBCR</td>
<td>RW</td>
<td>B1.13 ATTBCR, Auxiliary Translation Table Base Control Register on page B1-143</td>
</tr>
<tr>
<td>AVTCR</td>
<td>RW</td>
<td>B1.14 AVTCR, Auxiliary Virtualized Translation Control Register on page B1-145</td>
</tr>
<tr>
<td>HAMAIR0</td>
<td>RW</td>
<td>B1.52 HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0 on page B1-205</td>
</tr>
<tr>
<td>HAMAIR1</td>
<td>RW</td>
<td>B1.53 HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1 on page B1-206</td>
</tr>
<tr>
<td>HTTBR</td>
<td>RW</td>
<td>B1.58 HTTBR, Hyp Translation Table Base Register on page B1-214</td>
</tr>
<tr>
<td>SCTLR</td>
<td>RW</td>
<td>B1.81 SCTLR, System Control Register on page B1-257</td>
</tr>
<tr>
<td>TTBCR</td>
<td>RW</td>
<td>B1.83 TTBCR, Translation Table Base Control Register on page B1-262</td>
</tr>
<tr>
<td>TTBR0</td>
<td>RW</td>
<td>B1.85 TTBR0, Translation Table Base Register 0 on page B1-269</td>
</tr>
<tr>
<td>TTBR1</td>
<td>RW</td>
<td>B1.86 TTBR1, Translation Table Base Register 1 on page B1-271</td>
</tr>
<tr>
<td>VTCR</td>
<td>RW</td>
<td>B1.91 VTCR, Virtualization Translation Control Register on page B1-279</td>
</tr>
<tr>
<td>VTTBR</td>
<td>RW</td>
<td>B1.92 VTTBR, Virtualization Translation Table Base Register on page B1-281</td>
</tr>
</tbody>
</table>
## Virtualization registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HACR</td>
<td>RW</td>
<td>B1.47 HACR, Hyp Auxiliary Configuration Register on page B1-199</td>
</tr>
<tr>
<td>HACTLR</td>
<td>RW</td>
<td>B1.48 HACTLR, Hyp Auxiliary Control Register on page B1-200</td>
</tr>
<tr>
<td>HACTLR2</td>
<td>RW</td>
<td>B1.49 HACTLR2, Hyp Auxiliary Control Register 2 on page B1-202</td>
</tr>
<tr>
<td>HADFSR</td>
<td>RW</td>
<td>B1.50 HADFSR, Hyp Auxiliary Data Fault Status Syndrome Register on page B1-203</td>
</tr>
<tr>
<td>HAISFR</td>
<td>RW</td>
<td>B1.51 HAISFR, Hyp Auxiliary Instruction Fault Status Syndrome Register on page B1-204</td>
</tr>
<tr>
<td>HAMAIR0</td>
<td>RW</td>
<td>B1.52 HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0 on page B1-205</td>
</tr>
<tr>
<td>HAMAIR1</td>
<td>RW</td>
<td>B1.53 HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1 on page B1-206</td>
</tr>
<tr>
<td>HCR</td>
<td>RW</td>
<td>B1.54 HCR, Hyp Configuration Register on page B1-207</td>
</tr>
<tr>
<td>HCR2</td>
<td>RW</td>
<td>B1.55 HCR2, Hyp Configuration Register 2 on page B1-209</td>
</tr>
<tr>
<td>HSR</td>
<td>RW</td>
<td>B1.57 HSR, Hyp Syndrome Register on page B1-212</td>
</tr>
<tr>
<td>HTTBR</td>
<td>RW</td>
<td>B1.58 HTTBR, Hyp Translation Table Base Register on page B1-214</td>
</tr>
<tr>
<td>VDFSRS</td>
<td>RW</td>
<td>B1.87 VDFSRS, Virtual SError Exception Syndrome Register on page B1-273</td>
</tr>
<tr>
<td>VDISR</td>
<td>RW</td>
<td>B1.88 VDISR, Virtual Deferred Interrupt Status Register on page B1-274</td>
</tr>
<tr>
<td>VMPIDR</td>
<td>RW</td>
<td>B1.89 VMPIDR, Virtualization Multiprocessor ID Register on page B1-277</td>
</tr>
<tr>
<td>VPIDR</td>
<td>RW</td>
<td>B1.90 VPIDR, Virtualization Processor ID Register on page B1-278</td>
</tr>
<tr>
<td>VTCR</td>
<td>RW</td>
<td>B1.91 VTCR, Virtualization Translation Control Register on page B1-279</td>
</tr>
<tr>
<td>VTTBR</td>
<td>RW</td>
<td>B1.92 VTTBR, Virtualization Translation Table Base Register on page B1-281</td>
</tr>
</tbody>
</table>

## Exception and fault handling registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADFSR</td>
<td>RW</td>
<td>B1.7 ADFSR, Auxiliary Data Fault Status Register on page B1-136</td>
</tr>
<tr>
<td>AIFSR</td>
<td>RW</td>
<td>B1.10 AIFSR, Auxiliary Instruction Fault Status Register on page B1-140</td>
</tr>
<tr>
<td>DFSR</td>
<td>RW</td>
<td>B1.28 DFSR, Data Fault Status Register on page B1-175</td>
</tr>
<tr>
<td>DISR</td>
<td>RW</td>
<td>B1.29 DISR, Deferred Interrupt Status Register on page B1-177</td>
</tr>
<tr>
<td>HADFSR</td>
<td>RW</td>
<td>B1.50 HADFSR, Hyp Auxiliary Data Fault Status Syndrome Register on page B1-203</td>
</tr>
<tr>
<td>HAISFR</td>
<td>RW</td>
<td>B1.51 HAISFR, Hyp Auxiliary Instruction Fault Status Syndrome Register on page B1-204</td>
</tr>
<tr>
<td>HSR</td>
<td>RW</td>
<td>B1.57 HSR, Hyp Syndrome Register on page B1-212</td>
</tr>
<tr>
<td>IFSR</td>
<td>RW</td>
<td>B1.75 IFSR, Instruction Fault Status Register on page B1-245</td>
</tr>
</tbody>
</table>
Implementation defined registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AHTCR</td>
<td>RW</td>
<td>-</td>
<td>B1.8 AHTCR, Auxiliary Hypervisor Translation Control Register on page B1-137</td>
</tr>
<tr>
<td>ATTBCR</td>
<td>RW</td>
<td>-</td>
<td>B1.13 ATTBCR, Auxiliary Translation Table Base Control Register on page B1-143</td>
</tr>
<tr>
<td>AVTCR</td>
<td>RW</td>
<td>-</td>
<td>B1.14 AVTCR, Auxiliary Virtualized Translation Control Register on page B1-145</td>
</tr>
<tr>
<td>CPUACTLR</td>
<td>RW</td>
<td>-</td>
<td>B1.18 CPUACTLR, CPU Auxiliary Control Register on page B1-153</td>
</tr>
<tr>
<td>CPUCFR</td>
<td>RO</td>
<td>-</td>
<td>B1.19 CPUCFR, CPU Configuration Register on page B1-155</td>
</tr>
<tr>
<td>ERXPFGCDNR</td>
<td>RW</td>
<td>-</td>
<td>B1.42 ERXPFGCDNR, Selected Error Pseudo Fault Generation Count Down Register on page B1-193</td>
</tr>
<tr>
<td>ERXPFGCTLR</td>
<td>RW</td>
<td>-</td>
<td>B1.43 ERXPFGCTLR, Selected Error Pseudo Fault Generation Control Register on page B1-195</td>
</tr>
<tr>
<td>ERXPFGFR</td>
<td>RO</td>
<td>-</td>
<td>B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register on page B1-196</td>
</tr>
<tr>
<td>CPUECTLR</td>
<td>RW</td>
<td>0x00000002808BC00</td>
<td>B1.20 CPUECTLR, CPU Extended Control Register on page B1-157</td>
</tr>
<tr>
<td>CPUPCR</td>
<td>RW</td>
<td>-</td>
<td>B1.21 CPUPCR, CPU Private Control Register on page B1-161</td>
</tr>
<tr>
<td>CPUPMR</td>
<td>RW</td>
<td>-</td>
<td>B1.22 CPUPMR, CPU Private Mask Register on page B1-163</td>
</tr>
<tr>
<td>CPUPOR</td>
<td>RW</td>
<td>-</td>
<td>B1.23 CPUPOR, CPU Private Operation Register on page B1-165</td>
</tr>
<tr>
<td>CPUPSELR</td>
<td>RW</td>
<td>-</td>
<td>B1.24 CPUPSELR, CPU Private Selection Register on page B1-167</td>
</tr>
</tbody>
</table>

The following table shows the 32-bit wide implementation defined Cluster registers. These registers are RW, and details can be found in Arm® DynamIQ™ Shared Unit Technical Reference Manual

Table B1-5 Cluster registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Copro</th>
<th>CRn</th>
<th>Opc1</th>
<th>CRm</th>
<th>Opc2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLUSTERCFR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>Cluster configuration register.</td>
</tr>
<tr>
<td>CLUSTERIDR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>Cluster main revision ID.</td>
</tr>
<tr>
<td>CLUSTEREVIDR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>2</td>
<td>32-bit</td>
<td>Cluster ECO ID.</td>
</tr>
<tr>
<td>CLUSTERACTLR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>3</td>
<td>32-bit</td>
<td>Cluster auxiliary control register.</td>
</tr>
<tr>
<td>CLUSTERECTLR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>4</td>
<td>32-bit</td>
<td>Cluster extended control register.</td>
</tr>
<tr>
<td>CLUSTERPWRCTRLR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>5</td>
<td>32-bit</td>
<td>Cluster power control register.</td>
</tr>
<tr>
<td>CLUSTERPWRDN</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>6</td>
<td>32-bit</td>
<td>Cluster power down register.</td>
</tr>
</tbody>
</table>
### Table B1-5  Cluster registers (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Copro</th>
<th>CRn</th>
<th>Opc1</th>
<th>CRm</th>
<th>Opc2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLUSTERPWRSTAT</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>7</td>
<td>32-bit</td>
<td>Cluster power status register.</td>
</tr>
<tr>
<td>CLUSTERTHREADSID</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>32-bit</td>
<td>Cluster thread scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERACPSID</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>1</td>
<td>32-bit</td>
<td>Cluster ACP scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERSTASHSID</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>2</td>
<td>32-bit</td>
<td>Cluster stash scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERPARTCR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>3</td>
<td>32-bit</td>
<td>Cluster partition control register.</td>
</tr>
<tr>
<td>CLUSTERBUSQOS</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>4</td>
<td>32-bit</td>
<td>Cluster bus QoS control register.</td>
</tr>
<tr>
<td>CLUSTERL3HIT</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>5</td>
<td>32-bit</td>
<td>Cluster L3 hit counter register.</td>
</tr>
<tr>
<td>CLUSTERL3MISS</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>6</td>
<td>32-bit</td>
<td>Cluster L3 miss counter register.</td>
</tr>
<tr>
<td>CLUSTERTHREADSIDOVR</td>
<td>cp15</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>7</td>
<td>32-bit</td>
<td>Cluster thread scheme ID override register.</td>
</tr>
<tr>
<td>CLUSTERPM*</td>
<td>cp15</td>
<td>c15</td>
<td>0 or 6</td>
<td>c5-c6</td>
<td>0-7</td>
<td>32-bit or 64-bit</td>
<td>Cluster PMU registers.</td>
</tr>
</tbody>
</table>

#### Legacy feature registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCSEIDR</td>
<td>RO</td>
<td><em>B1.46 FCSEIDR, FCSE Process ID Register on page B1-198</em></td>
</tr>
<tr>
<td></td>
<td></td>
<td>In Armv8-A, the core does not implement the FCSEIDR, and therefore the register is RO.</td>
</tr>
</tbody>
</table>

#### Address registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PAR</td>
<td>RW</td>
<td><em>B1.78 PAR, Physical Address Register on page B1-250</em></td>
</tr>
</tbody>
</table>
B1.5 ACTLR, Auxiliary Control Register

The ACTLR provides access control for IMPLEMENTATION DEFINED registers at lower exception levels.

ACTLR is a 32-bit register, and is part of:
- The Other system control registers functional group.
- The Implementation defined functional group.

Bit field descriptions

The core implements the ACTLR(NS) register, but has no defined bits. This register is always RES0.

The following bit field descriptions are for the Secure version of the ACTLR.

![Figure B1-1 ACTLR (S) bit assignments](image)

**RES0, [31:13]**
- **RES0** Reserved.

**CLUSTERPMUEN, [12]**
- Performance Management Registers enable. The value is:
  - 0 CLUSTERPM* registers are not write accessible from a lower Exception level. This is the reset value.
  - 1 CLUSTERPM* registers are write accessible from EL2.

**SMEN, [11]**
- Scheme Management Registers enable. The value is:
  - 0 Registers CLUSTERTHREADSID, CLUSTERACPSID, CLUSTERSTASHSID, CLUSTERPARTCR, and CLUSTERBUSQOS are not write accessible from EL2. This is the reset value.
  - 1 Registers controlled by the TSIDEN bit, CLUSTERACPSID, CLUSTERSTASHSID, CLUSTERPARTCR, and CLUSTERBUSQOS are write accessible from EL2.

**TSIDEN, [10]**
- Thread Scheme ID Register enable. The possible values are:
  - 0 Register CLUSTERTHREADSID is not accessible from EL1 nonsecure. This is the reset value.
  - 1 Register CLUSTERTHREADSID is accessible from EL1 nonsecure if they are write accessible from EL2.
RES0, [9:8]

RES0  Reserved.

PWREN, [7]

Power Control Registers enable. The value is:

0  Registers CPUPWRCTLR, CLUSTERPWRCTLR, CLUSTERPWRDN, CLUSTERPWRSTAT, CLUSTERL3HIT and CLUSTERL3MISS are not write accessible from a lower Exception level. This is the reset value.

1  Registers CPUPWRCTLR, CLUSTERPWRCTLR, CLUSTERPWRDN, CLUSTERPWRSTAT, CLUSTERL3HIT and CLUSTERL3MISS are write accessible from EL2.

RES0, [6]

RES0  Reserved.

ERXPFGEN, [5]

Error Record Registers enable. The value is:

0  ERXPFG* are not write accessible from a lower Exception level. This is the reset value.

1  ERXPFG* are write accessible from EL2.

RES0, [4:2]

RES0  Reserved.

ECTLREN, [1]

Extended Control Registers enable. The value is:

0  CPUECTR and CLUSTERECTLR are not write accessible from a lower Exception level. This is the reset value.

1  CPUECTR and CLUSTERECTLR are write accessible from EL2.

ACTLREN, [0]

Auxiliary Control Registers enable. The value is:

0  CPUACTLR and CLUSTERACTLR are not write accessible from a lower Exception level. This is the reset value.

1  CPUACTLR and CLUSTERACTLR are write accessible from EL2.

Configurations

AArch32 register ACTLR(NS) is mapped to AArch64 register ACTLR_EL1. See B2.5 ACTLR_EL1, Auxiliary Control Register, EL1 on page B2-304.

AArch32 register ACTLR(S) is mapped to AArch64 register ACTLR_EL3. See B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307.

Bit fields and details not provided in this description are architecturally defined. See the Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.6 ACTLR2, Auxiliary Control Register 2

The ACTLR2 provides extra space to the ACTLR register to hold IMPLEMENTATION DEFINED trap functionality for execution at EL1 and EL0.

**Bit field descriptions**

ACTLR2 is a 32-bit register, and is part of:

- The Other system control registers functional group.
- The Implementation defined functional group.

![Figure B1-2 ACTLR2 bit assignments](image)

**RES0, [31:0]**

RES0 Reserved.

**Configurations**

AArch32 System register ACTLR2 is architecturally mapped to AArch64 System register ACTLR_EL1[63:32]. See B2.5 ACTLR_EL1, Auxiliary Control Register, EL1 on page B2-304.

AArch32 register ACTLR2(S) is architecturally mapped to AArch64 register ACTLR_EL3[63:32]. See B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307.

Bit fields and details not provided in this description are architecturally defined. See the Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.7 ADFSR, Auxiliary Data Fault Status Register

The ADFSR provides extra IMPLEMENTATION DEFINED fault status information for Data Abort exceptions taken to EL1 modes. In the Cortex-A55 core, no additional information is provided for such exceptions, so this register is not used.

**Bit field descriptions**

ADFSR is a 32-bit register, and is part of:
- The Exception and fault handling registers functional group.
- The Implementation defined functional group.

![ADFSR bit assignments](image)

**Configurations**

AArch32 System register ADFSR is architecturally mapped to AArch64 System register AFSR0_EL1. See B2.8 AFSR0_EL1, Auxiliary Fault Status Register 0, EL1 on page B2-309.

AArch32 register ADFSR(S) is architecturally mapped to AArch64 register AFSR0_EL3. See B2.10 AFSR0_EL3, Auxiliary Fault Status Register 0, EL3 on page B2-311.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.8 AHTCR, Auxiliary Hypervisor Translation Control Register

The AHTCR determines the values of the Page Based Hardware Attribute (PBHA) on page table walks memory access in hypervisor translation regime.

**Bit field descriptions**

AHTCR is a 32-bit register.

![AHTCR bit assignments](image)

**Figure B1-4 AHTCR bit assignments**

[31:10]

RES0.

HWVAL60, [9]

Indicates the value of PBHA[1] page table walks memory access if HWEN60 is set.

HWVAL59, [8]

Indicates the value of PBHA[1] page table walks memory access if HWEN59 is set.

[7:2]

RES0.

HWEN60, [1]

Enables PBHA[1] page table walks memory access. If this bit is clear, PBHA[1] on page table walks is 0.

HWEN59, [0]

Enables PBHA[0] page table walks memory access. If this bit is clear, PBHA[0] on page table walks is 0.

**Configurations**

AArch32 register AHTCR is mapped to AArch64 register TCR_EL2.

**Usage constraints**

**Accessing the AHTCR**

This register can be read using MRC with the following syntax:

```plaintext
MRC <syntax>
```

This register can be written using MCR with the following syntax:

```plaintext
MCR <syntax>
```

<table>
<thead>
<tr>
<th>&lt;Syntax&gt;</th>
<th>Coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 4, &lt;Rt&gt;, c15, c7, 0</td>
<td>1111</td>
<td>100</td>
<td>1111</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>
Accessibility

AHTCR is accessible as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>p15, 4, &lt;Rt&gt;, c15, c7, 0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 4, &lt;Rt&gt;, c15, c7, 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>p15, 4, &lt;Rt&gt;, c15, c7, 0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Traps and enables

The traps and enables that apply to this register are the same traps and enables that apply to HTCR.
B1.9 AIDR, Auxiliary ID Register

The AIDR provides IMPLEMENTATION DEFINED identification information. This register is not used in the Cortex-A55 core.

Bit field descriptions
AIDR is a 32-bit register, and is part of:
• The Identification registers functional group.
• The Implementation defined functional group.

RES0, [31:0]
Reserved, RES0.

Configurations
There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register AIDR is architecturally mapped to AArch64 System register AIDR_EL1. See B2.14 AIDR_EL1, Auxiliary ID Register, EL1 on page B2-315.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.10  AIFSR, Auxiliary Instruction Fault Status Register

The AIFSR provides extra implementation defined fault status information for Prefetch Abort exceptions that are taken to EL1 modes. This register is not used in the Cortex-A55 core.

**Bit field descriptions**

AIFSR is a 32-bit register, and is part of:
- The Exception and fault handling registers functional group.
- The Implementation defined functional group.

![AIFSR bit assignments](image)

**RES0**, [31:0]  
RES0  Reserved.

**Configurations**

AArch32 System register AIFSR is architecturally mapped to AArch64 System register AFSR1_EL1. See *B2.11 AFSR1_EL1, Auxiliary Fault Status Register 1, EL1* on page B2-312.

AArch32 System register AIFSR(S) is architecturally mapped to AArch64 System register AFSR1_EL3. See *B2.13 AFSR1_EL3, Auxiliary Fault Status Register 1, EL3* on page B2-314.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 

Non-Confidential
B1.11 AMAIR0, Auxiliary Memory Attribute Indirection Register 0

When using the Long-descriptor format translation tables for stage 1 translations, AMAIR0 provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR0. This register is not used in the Cortex-A55 core.

Bit field descriptions
AMAIR0 is a 32-bit register, and is part of:
- The Virtual memory control registers functional group.
- The Implementation defined functional group.

RES0, [31:0]
RES0 Reserved.

Configurations
AArch32 System register AMAIR0 is architecturally mapped to AArch64 System register AMAIR_EL1[31:0]. See B2.15 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register, EL1 on page B2-316.

AArch32 System register AMAIR0(S) is architecturally mapped to AArch64 System register AMAIR_EL3[31:0]. See B2.17 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3 on page B2-318.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
**B1.12 AMAIR1, Auxiliary Memory Attribute Indirection Register 1**

When using the Long-descriptor format translation tables for stage 1 translations, AMAIR1 provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by MAIR1. This register is not used in the Cortex-A55 core.

**Bit field descriptions**

AMAIR1 is a 32-bit register, and is part of:
- The Virtual memory control registers functional group.
- The Implementation defined functional group.

![AMAIR1 bit assignments](image)

RES0, [31:0]  
RES0 Reserved.

**Configurations**

AArch32 System register AMAIR1 is architecturally mapped to AArch64 System register AMAIR_EL1[63:32]. See *B2.15 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register, EL1* on page B2-316.

AArch32 System register AMAIR1(S) is architecturally mapped to AArch64 System register AMAIR_EL3[63:32]. See *B2.17 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3* on page B2-318.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
### B1.13 ATTBCR, Auxiliary Translation Table Base Control Register

The ATTBCR determines the values of PBHA on page table walks memory access in EL1 translation regime.

**Bit field descriptions**

ATTBCR is a 32-bit register.

```
[31:14] RES0
```

**HWVAL160, [13]**

Indicates the value of PBHA[1] on page table walks memory access targeting the base address defined by TTB1 if HWEN160 is set.

**HWVAL159, [12]**

Indicates the value of PBHA[0] on page table walks memory access targeting the base address defined by TTB1 if HWEN159 is set.

```
[11:10] RES0
```

**HWVAL060, [9]**

Indicates the value of PBHA[1] page table walks memory access targeting the base address defined by TTB0 if HWEN060 is set.

**HWVAL059, [8]**

Indicates the value of PBHA[1] page table walks memory access targeting the base address defined by TTB0 if HWEN059 is set.

```
[7:6] RES0
```

**HWEN160, [5]**

Enables PBHA[1] page table walks memory access targeting the base address defined by TTB1. If this bit is clear, PBHA[1] on page table walks is 0.

**HWEN159, [4]**

Enables PBHA[0] page table walks memory access targeting the base address defined by TTB1. If this bit is clear, PBHA[0] on page table walks is 0.

```
[3:2] RES0
```

![Figure B1-9 ATTBCR bit assignments](image-url)
HWEN060, [1]
Enables PBHA[1] page table walks memory access targeting the base address defined by TTB0. If this bit is clear, PBHA[1] on page table walks is 0.

HWEN059, [0]
Enables PBHA[0] page table walks memory access targeting the base address defined by TTB0. If this bit is clear, PBHA[0] on page table walks is 0.

Configurations
AArch32 ATTBCR(NS) is architecturally mapped to AArch64 register ATCR_EL1.
AArch32 ATTBCR(S) is architecturally mapped to AArch64 register ATCR_EL3.
If EL3 is using AArch32, there are separate Secure and Non-secure instances of this register.
On a Warm reset, the Secure instance of ATTBCR resets to 0x0.

Usage constraints
Accessing the ATTBCR
This register can be read using MRC with the following syntax:

MRC <syntax>

This register can be written using MCR with the following syntax:

MCR <syntax>

<table>
<thead>
<tr>
<th>&lt;Syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>ocp2</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c7, 0</td>
<td>1111</td>
<td>000</td>
<td>1111</td>
<td>0111</td>
<td>000</td>
</tr>
</tbody>
</table>

Accessibility
If EL3 is implemented and is using AArch32, there are separate instances of this register and ATTBCR is accessible as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
<th>Instance</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2H</td>
<td>TGE</td>
<td>NS</td>
<td>EL0</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c7, 0</td>
<td>x</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c7, 0</td>
<td>x</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c7, 0</td>
<td>x</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Traps and enables
Rules of trap and enable for this register are the same as TTBCR. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.14 AVTCR, Auxiliary Virtualized Translation Control Register

The AVTCR determines the values of PBHA on stage 2 page table walks memory access in EL1 Non-secure translation regime if stage 2 is enabled.

**Bit field descriptions**

AVTCR is a 32-bit register.

![AVTCR bit assignments](image)

**[31:10]**

RES0.

**HWVAL60, [9]**

Indicates the value of PBHA[1] page table walks memory access if HWEN60 is set.

**HWVAL59, [8]**

Indicates the value of PBHA[1] page table walks memory access if HWEN59 is set.

**[7:2]**

RES0.

**HWEN60, [1]**

Enables PBHA[1] page table walks memory access. If this bit is clear, PBHA[1] on page table walks is 0.

**HWEN59, [0]**

Enables PBHA[0] page table walks memory access. If this bit is clear, PBHA[0] on page table walks is 0.

**Configurations**

AArch32 register AVTCR is architecturally mapped to AArch64 register AVTCR_EL2.

**Usage constraints**

**Accessing the AVTCR**

This register can be read using MRC with the following syntax:

```
MRC <syntax>
```

This register can be written using MCR with the following syntax:

```
MCR <syntax>
```

<table>
<thead>
<tr>
<th>Syntax</th>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 4, &lt;Rt&gt;, c15, c7, 1</td>
<td>1111</td>
<td>100</td>
<td>1111</td>
<td>0111</td>
<td>001</td>
</tr>
</tbody>
</table>
Accessibility

AVTCR is accessible as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>p15, 4, &lt;Rt&gt;, c15, c7, 1</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 4, &lt;Rp&gt;, c15, c7, 1</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 4, &lt;Rp&gt;, c15, c7, 1</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>
B1.15 CCSIDR, Cache Size ID Register

The CCSIDR provides information about the architecture of the currently selected cache.

Bit field descriptions

CCSIDR is a 32-bit register and is part of the Identification registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
<th>Permitted Values</th>
<th>Encoding Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>WB, [31]</td>
<td>Whether the selected cache level supports Write-Through</td>
<td>0: Write-Through is not supported, 1: Write-Through is supported</td>
<td>Table B1-6 CCSIDR encodings on page B1-148</td>
</tr>
<tr>
<td>WB, [30]</td>
<td>Whether the selected cache level supports Write-Back</td>
<td>0: Write-Back is not supported, 1: Write-Back is supported</td>
<td>Table B1-6 CCSIDR encodings on page B1-148</td>
</tr>
<tr>
<td>RA, [29]</td>
<td>Whether the selected cache level supports read-allocation</td>
<td>0: Read-allocation is not supported, 1: Read-allocation is supported</td>
<td>Table B1-6 CCSIDR encodings on page B1-148</td>
</tr>
<tr>
<td>WA, [28]</td>
<td>Whether the selected cache level supports write-allocation</td>
<td>0: Write-allocation is not supported, 1: Write-allocation is supported</td>
<td>Table B1-6 CCSIDR encodings on page B1-148</td>
</tr>
<tr>
<td>NumSets, [27:13]</td>
<td>Number of sets in cache - 1</td>
<td>Value 0 indicates one set in the cache, number of sets does not have to be a power of 2</td>
<td>Table B1-6 CCSIDR encodings on page B1-148</td>
</tr>
</tbody>
</table>
Associativity, [12:3]

(Associativity of cache) - 1. Therefore, a value of 0 indicates an associativity of 1. The
associativity does not have to be a power of 2.

For more information about encoding, see Table B1-6 CCSIDR encodings on page B1-148.

LineSize, [2:0]

(Log2(Number of bytes in cache line)) - 4. For example:

Indicates the (log2 (number of words in cache line)) - 2:

For a line length of 16 bytes: Log2(16) = 4, LineSize entry = 0. This is the minimum
line length.

For a line length of 32 bytes: Log2(32) = 5, LineSize entry = 1.

For more information about encoding, see Table B1-6 CCSIDR encodings on page B1-148.

Configurations

CCSIDR is architecturally mapped to AArch64 register CCSIDR_EL1. See
B2.23 CCSIDR_EL1, Cache Size ID Register, EL1 on page B2-328.

There is one copy of this register that is used in both Secure and Non-secure states.

The implementation includes one CCSIDR for each cache that it can access. CSSELR selects
which Cache Size ID Register is accessible.

Bit fields and details not provided in this description are architecturally defined. See the Arm®

CCSIDR encodings

The following table shows the individual bit field and complete register encodings for the CCSIDR. The
CSSELR determines which CCSIDR to select.

<table>
<thead>
<tr>
<th>CSSELR</th>
<th>Cache</th>
<th>Size</th>
<th>Complete register encoding</th>
<th>Register bit field encoding</th>
<th>NumSets</th>
<th>Associativity</th>
<th>LineSize</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Level</td>
<td>InD</td>
<td></td>
<td>WT</td>
<td>WB</td>
<td>RA</td>
<td>WA</td>
</tr>
<tr>
<td>0b000</td>
<td>0b0</td>
<td>0b0</td>
<td>L1 Data cache</td>
<td>16KB</td>
<td>700FE01A</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0b0</td>
<td>0b1</td>
<td>L1 Instruction cache</td>
<td>16KB</td>
<td>200FE01A</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0b1</td>
<td>0b0</td>
<td>L2 cache</td>
<td>64KB</td>
<td>701FE01A</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0b1</td>
<td>0b1</td>
<td>Reserved</td>
<td>Not present</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>0b01</td>
<td>0b0</td>
<td>0b0</td>
<td>L2 cache</td>
<td>64KB</td>
<td>701FE01A</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0b01</td>
<td>0b1</td>
<td>Reserved</td>
<td>Not present</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Table B1-6 CCSIDR encodings
<table>
<thead>
<tr>
<th>CSSELR</th>
<th>Cache</th>
<th>Size</th>
<th>Complete register encoding</th>
<th>Register bit field encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WT</td>
</tr>
<tr>
<td>0b010</td>
<td>0b0</td>
<td>L3 cache</td>
<td>256KB</td>
<td>701FE07A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>512KB</td>
<td>703FE07A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1MB</td>
<td>707FE07A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2MB</td>
<td>70FFE07A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4MB</td>
<td>71FFE07A</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8MB</td>
<td>73FFE07A</td>
</tr>
<tr>
<td>0b0101 - 0b1111</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

**Note**

If no L2 cache is present the core uses L3 cache as L2, and the L3 encodings apply.
B1.16 CLIDR, Cache Level ID Register

The CLIDR identifies the type of cache, or caches, implemented at each level, up to a maximum of seven levels.

It also identifies the Level of Coherency (LoC) and Level of Unification (LoU) for the cache hierarchy.

**Bit field descriptions**

CLIDR is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30] ICB</td>
<td>Inner cache boundary. This field indicates the boundary between the inner and the outer domain:</td>
<td>0b10</td>
<td>L2 cache is the highest inner level.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0b11</td>
<td>L3 cache is the highest inner level.</td>
</tr>
<tr>
<td>[29:27] LoUU</td>
<td>Indicates the Level of Unification Uniprocessor for the cache hierarchy:</td>
<td>0b0000</td>
<td>No levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Unification. This is the value if no cache are configured.</td>
</tr>
<tr>
<td>[26:24] LoC</td>
<td>Indicates the Level of Coherency for the cache hierarchy:</td>
<td>0b010</td>
<td>L3 cache is not implemented.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0b011</td>
<td>L2 and L3 cache are implemented.</td>
</tr>
<tr>
<td>[23:21] LoUIS</td>
<td>Indicates the Level of Unification Inner Shareable (LoUIS) for the cache hierarchy.</td>
<td>0b000</td>
<td>No levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Unification.</td>
</tr>
<tr>
<td>[20:9] RES0</td>
<td>No cache at levels L7 down to L4.</td>
<td>Reserved.</td>
<td></td>
</tr>
<tr>
<td>[8:6] Ctype3</td>
<td>Indicates the type of cache if the cluster implements L3 cache. If present, unified instruction and data caches at Level-3:</td>
<td>0b000</td>
<td>L3 cache is not implemented.</td>
</tr>
</tbody>
</table>
0b100  L3 cache is implemented.

If Ctype2 has a value of 0b000, the value of Ctype3 must be ignored.

**Ctype2, [5:3]**

Indicates the type of cache if the core implements L2 cache. If present, unified instruction and data caches at Level-2:

0b100  L2 cache is implemented as a unified cache.

**Ctype1, [2:0]**

Indicates the type of cache implemented at L1:

0b011  Separate instruction and data caches at L1.

**Configurations**

CLIDR is architecturally mapped to AArch64 register CLIDR_EL1. See **B2.24 CLIDR_EL1, Cache Level ID Register, EL1 on page B2-331**.

There is one copy of this register that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B1.17 CPACR, Architectural Feature Access Control Register

The CPACR controls access to floating-point, and Advanced SIMD functionality from EL0, EL1, and EL3.

Bit field descriptions

CPACR is a 32-bit register, and is part of the Other system control registers functional group.

![CPACR bit assignments](image)

TRCDIS, [28]

This bit is reserved, RES0.

Configurations

CPACR is architecturally mapped to AArch64 register CPACR_EL1. See B2.25 CPACR_EL1, Architectural Feature Access Control Register, EL1 on page B2-333.

There is one copy of this register that is used in both Secure and Non-secure states.

Bits in the NSACR control Non-secure access to the CPACR fields. See the field descriptions cp10 and cp11.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
CPUACTLR, CPU Auxiliary Control Register

The CPUACTLR provides IMPLEMENTATION DEFINED configuration and control options for the core.

Bit field descriptions

CPUACTLR is a 64-bit register, and is part of the Implementation defined registers functional group.

![CPUACTLR bit assignments](image)

Reserved, [63:0]
Reserved for Arm internal use.

Configurations

CPUACTLR is:
- Common to the Secure and Non-secure states.
- Mapped to the AArch64 CPUACTLR_EL1 register. See B2.28 CPUACTLR_EL1, CPU Auxiliary Control Register, EL1 on page B2-336.

Usage constraints

Accessing the CPUACTLR

Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Setting many of these bits can cause significantly lower performance on your code. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register can be read using MRRC with the following syntax:

```
MRRC <syntax>
```

This register can be written using MCRR with the following syntax:

```
MCRR <syntax>
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 0, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>1111</td>
<td>0000</td>
<td>1111</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.
Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state.

Write access to this register from EL1 or EL2 depends on the value of bit[0] of ACTLR_EL2, ACTLR_EL3, ACTLR (S), and HACTLR.
B1.19 CPUCFR, CPU Configuration Register

The CPUCFR provides configuration information for the core.

Bit field descriptions

CPUCFR is a 32-bit register and is part of the Implementation registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Location</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>[31:3]</td>
<td>Reserved</td>
</tr>
<tr>
<td>SCU</td>
<td>[2]</td>
<td>Indicates whether the SCU is present or not. The value is:</td>
</tr>
<tr>
<td>ECC</td>
<td>[1:0]</td>
<td>Indicates whether ECC is present or not. The possible values are:</td>
</tr>
</tbody>
</table>

SCU, [2]  
Indicates whether the SCU is present or not. The value is:
0 The SCU is present.

ECC, [1:0]  
Indicates whether ECC is present or not. The possible values are:
0 ECC is not present.
1 ECC is present.

Configurations

CPUCFR is architecturally mapped to AArch64 register CPUCFR_EL1. See B2.29 CPUCFR_EL1, CPU Configuration Register, EL1 on page B2-338.

Usage constraints

Accessing the CPUCFR

This register can be read using MRC with the following syntax:

```
MRC <syntax>
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 0, &lt;Rp&gt;, c15, c0, 0</td>
<td>1111</td>
<td>000</td>
<td>1111</td>
<td>0000</td>
<td>00</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:
<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c0, 0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 0, &lt;Rp&gt;, c15, c0, 0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c0, 0</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.
B1.20 CPUECTLR, CPU Extended Control Register

The CPUECTLR provides extra IMPLEMENTATION DEFINED configuration and control options for the core.

Bit field descriptions

CPUECTLR is a 64-bit register, and is part of the 64-bit registers functional group.

RES0, [63:40]

RES0 Reserved.

ATOM, [39:38]

00 Atomic instructions are performed near if they hit in the cache in a unique state, or far if they miss or are shared. For more details, see A6.4.1 Memory system implementation on page A6-80. This is the default.

01 Force all cacheable atomic instructions to be executed near, in the L1 cache.

10 Force most cacheable atomic instructions to be executed far, in the L3 cache or beyond.

11 Force cacheable load atomics, including SWP and CAS, to be executed near, in the L1 cache. Store atomics are performed near if they hit in the cache in a unique state, or far if they miss or are shared.

L2FLUSH, [37]

0 L2 cache flushes, for example during a core powerdown sequence, cause clean lines to be allocated into the L3 cache rather than discarding them. This can improve performance if it is known that the data is likely to be used soon by another core.

1 Clean lines do not provide data when being evicted during a cache flush and do not allocate to the L3 cache. If the line is being evicted from the cluster, the DSU will generate evict transactions to update the interconnect snoop filter depending on the DSU programming.

RES0, [36:31]

RES0 Reserved.

L3WSCTL, [30:29]

Write streaming no-L3-allocate threshold. The possible values are:

00 128th consecutive streaming cache line does not allocate in the L1, L2, or L3 cache.

01 1024th consecutive streaming cache line does not allocate in the L1, L2, or L3 cache. This is the reset value.
4096th consecutive streaming cache line does not allocate in the L1, L2, or L3 cache.

Disables streaming. All write-allocate lines allocate in the L1, L2, or L3 cache.

**L2WSCTL, [28:27]**

Write streaming no-L2-allocate threshold. The possible values are:

- **00**: 16th consecutive streaming cache line does not allocate in the L1 or L2 cache.
- **01**: 128th consecutive streaming cache line does not allocate in the L1 or L2 cache. This is the reset value.
- **10**: 512th consecutive streaming cache line does not allocate in the L1 or L2 cache.
- **11**: Disables streaming. All write-allocate lines allocate in the L1 or L2 cache.

**L1WSCTL, [26:25]**

Write streaming no-L1-allocate threshold. The possible values are:

- **00**: 4th consecutive streaming cache line does not allocate in the L1 cache. This is the reset value.
- **01**: 64th consecutive streaming cache line does not allocate in the L1 cache.
- **10**: 128th consecutive streaming cache line does not allocate in the L1 cache.
- **11**: Disables streaming. All write-allocate lines allocate in the L1 cache.

**RES0, [24:16]**

- **RES0**: Reserved.

**L1PCTL, [15:13]**

L1 Data prefetch control. The value of the L1PCTL field determines the maximum number of outstanding data prefetches allowed in the L1 memory system (not counting the data prefetches generated by software load/PLD instructions).

- **000**: Prefetch disabled.
- **001**: 1 outstanding prefetch allowed.
- **010**: 2 outstanding prefetches allowed.
- **011**: 3 outstanding prefetches allowed.
- **100**: 4 outstanding prefetches allowed.
- **101**: 5 outstanding prefetches allowed. This is the reset value.
- **110**: 6 outstanding prefetches allowed.
- **111**: 7 outstanding prefetches allowed.

**L3PCTL, [12:10]**

L3 Data prefetch control. The value of the L3PCTL field determines the approximate distance between the L1 prefetcher and requests sent to the L3 memory system. Increasing this distance may improve performance on systems with higher latency to main memory, but increasing it too far can reduce performance.

#### Note

The L3 memory system may have more outstanding access to the system than this number.

- **000**: Fetch 16 lines ahead.
001  Fetch 32 lines ahead.
010  Reserved.
011  Reserved.
100  Disable L3 prefetching.
101  Fetch 2 lines ahead.
110  Fetch 4 lines ahead.
111  Fetch 8 lines ahead. This is the reset value.

RES0, [9:1]
  RES0  Reserved.

EXTLLC, [0]
  0  Indicates that the L3 cache is the external Last-level cache in the system. This is the reset value.
  1  Indicates that an external Last-level cache is present in the system, and that the DataSource field on the master CHI interface indicates when data is returned from the LLC. This is used to control how the LL_CACHE* PMU events count.

Configurations

The CPUECTLR is mapped to the AArch64 CPUECTLR_EL1 register. See B2.30 CPUECTLR_EL1, CPU Extended Control Register, EL1 on page B2-340.

Usage constraints

Accessing the CPUECTLR

The CPUECTLR can be written dynamically.

This register can be read using MRRC with the following syntax:

MRRC <syntax>

This register can be written using MRRC with the following syntax:

MCRR <syntax>

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 4, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>1111</td>
<td>0100</td>
<td>1111</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>p15, 1, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 1, &lt;Rp&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 1, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.
Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state.
B1.21 CPUPCR, CPU Private Control Register

The CPUPCR provides IMPLEMENTATION DEFINED configuration and control options for the core.

**Bit field descriptions**

CPUPCR is a 64-bit register, and is part of the Implementation defined registers functional group.

```
+-------+-------+-------+-------+-------+-------+-------+-------+
| 63    | 62    | 61    | 60    | 59    | 58    | 57    | 56    |
|       |       |       |       |       |       |       |       |
| Reserved |       |       |       |       |       |       |       |
+-------+-------+-------+-------+-------+-------+-------+-------+
```

**Figure B1-17 CPUPCR bit assignments**

Reserved, [63:0]

Reserved for Arm internal use.

**Configurations**

CPUPCR is:

- Only accessible in Secure state.
- Mapped to the AArch64 CPUPCR_EL3 register. See B2.31 CPUPCR_EL3, CPU Private Control Register, EL3 on page B2-343.

**Usage constraints**

**Accessing the CPUPCR**

Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Writing to this register might cause UNPREDICTABLE behaviors. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register can be read using MRRC with the following syntax:

```
MRRC <syntax>
```

This register can be written using MCRR with the following syntax:

```
MCRR <syntax>
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 8, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>1111</td>
<td>1000</td>
<td>1111</td>
</tr>
</tbody>
</table>

**Accessibility**

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>p15, 8, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 8, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 8, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.
Traps and enables

For a description of the prioritization of any generated exceptions, see *Exception priority order* in the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for exceptions taken to AArch32 state, and see *Synchronous exception prioritization* for exceptions taken to AArch64 state.
B1.22 CPUPMR, CPU Private Mask Register

The CPUPMR provides implementation-defined configuration and control options for the core.

**Bit field descriptions**

CPUPMR is a 64-bit register, and is part of the Implementation defined registers functional group.

| Bit 63 | Bit 62 | Bit 61 | Bit 60 | Bit 59 | Bit 58 | Bit 57 | Bit 56 | Bit 55 | Bit 54 | Bit 53 | Bit 52 | Bit 51 | Bit 50 | Bit 49 | Bit 48 | Bit 47 | Bit 46 | Bit 45 | Bit 44 | Bit 43 | Bit 42 | Bit 41 | Bit 40 | Bit 39 | Bit 38 | Bit 37 | Bit 36 | Bit 35 | Bit 34 | Bit 33 | Bit 32 | Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 | Bit 23 | Bit 22 | Bit 21 | Bit 20 | Bit 19 | Bit 18 | Bit 17 | Bit 16 | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Reserved |

**Reserved, [63:0]**

Reserved for Arm internal use.

**Configurations**

CPUPMR is:
- Only accessible in Secure state.
- Mapped to the AArch64 CPUPMR_EL3 register. See B2.32 CPUPMR_EL3, CPU Private Mask Register, EL3 on page B2-345.

**Usage constraints**

**Accessing the CPUPOR**

Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Writing to this register might cause unpredictable behaviors. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register can be read using MRRC with the following syntax:

```
MRRC <syntax>
```

This register can be written using MCRR with the following syntax:

```
MCRR <syntax>
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 10, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>1111</td>
<td>1010</td>
<td>1111</td>
</tr>
</tbody>
</table>

**Accessibility**

This register is accessible in software as follows:
<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>p15, 10, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 10, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 10, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.

**Traps and enables**

For a description of the prioritization of any generated exceptions, see *Exception priority order* in the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for exceptions taken to AArch32 state, and see *Synchronous exception prioritization* for exceptions taken to AArch64 state.
B1.23 CPUPOR, CPU Private Operation Register

The CPUPOR provides IMPLEMENTATION DEFINED configuration and control options for the core.

Bit field descriptions

CPUPOR is a 64-bit register, and is part of the Implementation defined registers functional group.

Reserved, [63:0]

Reserved for Arm internal use.

Configurations

CPUPOR is:

- Only accessible in Secure state.
- Mapped to the AArch64 CPUPOR_EL3 register. See B2.33 CPUPOR_EL3, CPU Private Operation Register, EL3 on page B2-347.

Usage constraints

Accessing the CPUPOR

Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Writing to this register might cause UNPREDICTABLE behaviors. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register can be read using MRRC with the following syntax:

MRRC <syntax>

This register can be written using MCRR with the following syntax:

MCRR <syntax>

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRm</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 9, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>1111</td>
<td>1001</td>
<td>1111</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:
<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2 H</td>
<td>TG E</td>
</tr>
<tr>
<td>p15, 9, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x x 0</td>
<td>- - n/a</td>
</tr>
<tr>
<td>p15, 9, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x 0 1</td>
<td>- - -</td>
</tr>
<tr>
<td>p15, 9, &lt;Rt&gt;, &lt;Rt2&gt;, c15</td>
<td>x 1 1</td>
<td>- n/a -</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.

**Traps and enables**

For a description of the prioritization of any generated exceptions, see *Exception priority order* in the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for exceptions taken to AArch32 state, and see *Synchronous exception prioritization* for exceptions taken to AArch64 state.
B1.24 CPUPSELR, CPU Private Selection Register

The CPUPSELR provides IMPLEMENTATION DEFINED configuration and control options for the core.

Bit field descriptions

CPUPSELR is a 32-bit register, and is part of the Implementation defined registers functional group.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
</tr>
<tr>
<td>30</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Reserved</td>
</tr>
<tr>
<td>12</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Figure B1-20 CPUPSELR bit assignments

Reserved, [31:0]

Reserved for Arm internal use.

Configurations

CPUPSELR is:

- Only accessible in Secure state.
- Mapped to the AArch64 CPUPSELR_EL3 register. See B2.34 CPUPSELR_EL3, CPU Private Selection Register, EL3 on page B2-349.

Usage constraints

Accessing the CPUPSELR

Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Writing to this register might cause UNPREDICTABLE behaviors. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register can be read using MRC with the following syntax:

```
MRC <syntax>
```

This register can be written using MCR with the following syntax:

```
MCR <syntax>
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>Opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 6, &lt;Rt&gt;, c15, c8, 0</td>
<td>1111</td>
<td>110</td>
<td>1111</td>
<td>1000</td>
<td>000</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2H</td>
<td>TGE</td>
<td>NS</td>
</tr>
<tr>
<td>p15, 6, &lt;Rt&gt;, c15, c8, 0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 6, &lt;Rt&gt;, c15, c8, 0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 6, &lt;Rt&gt;, c15, c8, 0</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'\n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.
Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state.
### B1.25 CPUPWRCTRLR, CPU Power Control Register

The CPUPWRCTRLR is a configuration register that gives indications to the external power controller.

#### Bit field descriptions

CPUPWRCTRLR is a 32-bit register, and is part of the Implementation registers functional group.

![Figure B1-21 CPUPWRCTRLR bit assignments](image)

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Description</th>
<th>Value</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:13</td>
<td>RES0</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>12:10</td>
<td>SIMD_RET_CTRL</td>
<td>Advanced SIMD and floating-point retention control:</td>
<td>0b000 Disable the retention circuit. This is the default value, see Table B2-7 CPUPWRCTRLR Retention Control Field on page B2-352 for more retention control options.</td>
</tr>
<tr>
<td>9:7</td>
<td>WFE_RET_CTRL</td>
<td>CPU WFE retention control:</td>
<td>0b000 Disable the retention circuit. This is the default value, see Table B1-7 CPUPWRCTRLR Retention Control Field on page B1-170 for more retention control options.</td>
</tr>
<tr>
<td>6:4</td>
<td>WFI_RET_CTRL</td>
<td>CPU WFI retention control:</td>
<td>0b000 Disable the retention circuit. This is the default value, see Table B1-7 CPUPWRCTRLR Retention Control Field on page B1-170 for more retention control options.</td>
</tr>
<tr>
<td>0</td>
<td>CORE_PWRDN_EN</td>
<td>Indicates to the power controller if the CPU wants to power down when it enters WFI state.</td>
<td></td>
</tr>
</tbody>
</table>

- **0b0** No power down requested.
- **0b1** A power down is requested.
### Table B1-7 CPUPWRCTLR Retention Control Field

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Note</th>
<th>Minimum Delay before retention</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Disable the retention circuit.</td>
<td>Default Condition.</td>
</tr>
<tr>
<td>001</td>
<td>2 Architectural Timer ticks are required before retention entry.</td>
<td>40ns – 200ns</td>
</tr>
<tr>
<td>010</td>
<td>8 Architectural Timer ticks are required before retention entry.</td>
<td>160ns – 800ns</td>
</tr>
<tr>
<td>011</td>
<td>32 Architectural Timer ticks are required before retention entry.</td>
<td>640ns – 3,200ns</td>
</tr>
<tr>
<td>100</td>
<td>64 Architectural Timer ticks are required before retention entry.</td>
<td>1,280ns – 6,400ns</td>
</tr>
<tr>
<td>101</td>
<td>128 Architectural Timer ticks are required before retention entry.</td>
<td>2,560ns – 12,800ns</td>
</tr>
<tr>
<td>110</td>
<td>256 Architectural Timer ticks are required before retention entry.</td>
<td>5,120ns – 25,600ns</td>
</tr>
<tr>
<td>111</td>
<td>512 Architectural Timer ticks are required before retention entry.</td>
<td>10,240ns – 51,200ns</td>
</tr>
</tbody>
</table>

### Configurations

CPUPWRCTLR is architecturally mapped to AArch64 register CPUPWRCTLR_EL1. See B2.35 CPUPWRCTLR_EL1, Power Control Register, EL1 on page B2-351.

### Usage constraints

#### Accessing the CPUPWRCTLR

This register can be read using MRC with the following syntax:

```
MRC <syntax>
```

This register can be written using MCR with the following syntax:

```
MCR <syntax>
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 7</td>
<td>000</td>
<td>1111</td>
<td>111</td>
<td>0010</td>
<td>111</td>
</tr>
</tbody>
</table>

#### Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2H</td>
<td>TGE</td>
<td>NS</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 7</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 7</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 7</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'\text{n/a}' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.

#### Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state.
Write access to this register from EL1 or EL2 depends on the value of bit[7] of ACTLR_EL2, ACTLR_EL3, ACTLR (S), and HACTLR.
B1.26 CSSEL SR, Cache Size Selection Register

The CSSEL SR selects the current CCSIDR by specifying:

- The required cache level.
- The cache type, either instruction or data cache.

For details of the CCSIDR, see B1.15 CCSIDR, Cache Size ID Register on page B1-147.

Bit field descriptions

CSSEL R is a 32-bit register, and is part of the Identification registers functional group.

RES0, [31:4]

RES0 Reserved.

Level, [3:1]

Cache level of required cache:

- 0b000 L1.
- 0b001 L2.
  
  Only if L2 is present, or if no L2 present then L3 is present.
- 0b010 L3. Only if L3 exists.

The combination of Level=0b001 and InD=0b1 is reserved.

The combinations of Level and InD for 0b0100 to 0b1111 are reserved.

InD, [0]

Instruction not Data bit:

- 0b0 Data or unified cache.
- 0b1 Instruction cache.

The combination of Level=0b001 or Level=0b010 and InD=0b1 is reserved.

The combinations of Level and InD for 0b0100 to 0b1111 are reserved.

Configurations

CSSEL R (NS) is architecturally mapped to AArch64 register CSSEL R_EL1. See B2.36 CSSEL R_EL1, Cache Size Selection Register, EL1 on page B2-354.

If a cache level is missing but CSSEL R selects this level, then CCSIDR is L1 cache as CSSERL is RES0 for all bits when programmed with a cache level which does not exist.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.27 CTR, Cache Type Register

The CTR provides information about the architecture of the caches.

**Bit field descriptions**

CTR is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

![CTR bit assignments](Figure B1-23 CTR bit assignments)

RES1, [31]

RES1 Reserved.

RES0, [30:28]

RES0 Reserved.

CWG, [27:24]

Cache Write-Back granule. Log₂ of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified:

0b0100 Cache Write-Back granule size is 16 words.

ERG, [23:20]

Exclusives Reservation Granule. Log₂ of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions:

0b0100 Exclusive reservation granule size is 16 words.

DminLine, [19:16]

Log₂ of the number of words in the smallest cache line of all the data and unified caches that the core controls:

0b0100 Smallest data cache line size is 16 words.

L1Ip, [15:14]

Instruction cache policy. Indicates the indexing and tagging policy for the L1 Instruction cache:

0b10 *Virtually Indexed Physically Tagged (VIPT).*

RES0, [13:4]

RES0 Reserved.

IminLine, [3:0]

...
Log_2 of the number of words in the smallest cache line of all the instruction caches that the core controls.

0b0100 Smallest instruction cache line size is 16 words.

Configurations

CTR is architecturally mapped to AArch64 register CTR_EL0. See B2.37 CTR_EL0, Cache Type Register, EL0 on page B2-355.

There is one copy of this register that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.28 DFSR, Data Fault Status Register

The DFSR holds status information about the last data fault.

**Bit field descriptions**

DFSR is a 32-bit register, and is part of the Exception and fault handling registers functional group.

There are two formats for this register. The current translation table format determines which format of the register is used.

- **B1.28.1 DFSR with Short-descriptor translation table format** on page B1-175.
- **B1.28.2 DFSR with Long-descriptor translation table format** on page B1-175.

**Configurations**

DFSR (NS) is architecturally mapped to AArch64 register ESR_EL1. See **B2.51 ESR_EL1, Exception Syndrome Register, EL1** on page B2-373.

DFSR (S) is architecturally mapped to AArch64 register ESR_EL3. See **B2.53 ESR_EL3, Exception Syndrome Register, EL3** on page B2-375.

If EL3 is using AArch32, there are separate Secure and Non-secure instances of this register.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

This section contains the following subsections:

- **B1.28.1 DFSR with Short-descriptor translation table format** on page B1-175.
- **B1.28.2 DFSR with Long-descriptor translation table format** on page B1-175.

**B1.28.1 DFSR with Short-descriptor translation table format**

DFSR has a specific format when using the Short-descriptor translation table format.

The following figure shows the DFSR bit assignments when using the Short-descriptor translation table format.

When TTBCR.EAE==0:

```
  31  ...  17  16:15  14  13:11  10  9  7  4  3  0
```

![DFSR bit assignments for Short-descriptor translation table format](image)

**AET, [15:14]**

Asynchronous Error Type. Describes the state of the PE after taking an asynchronous Data Abort exception. The value is:

0b01  *Uncorrected error, Unrecoverable error* (UEU).

**ExT, [12]**

Reserved. This bit is unused.

**B1.28.2 DFSR with Long-descriptor translation table format**

DFSR has a specific format when using the Long-descriptor translation table format.
The following figure shows the DFSR bit assignments when using the Long-descriptor translation table format.

When TTBCR.EAE==0:

![DFSR bit assignments for Long-descriptor translation table format](image)

**Figure B1-25** DFSR bit assignments for Long-descriptor translation table format

**AET, [15:14]**
Asynchronous Error Type. Describes the state of the PE after taking an asynchronous Data Abort exception. The value is:
- **0b01** Uncorrected error, Unrecoverable error (UEU).

**ExT, [12]**
- **RES0** Reserved. This bit is unused.
B1.29 DISR, Deferred Interrupt Status Register

DISR records that an SError interrupt has been consumed by an ESB instruction.

**Bit field descriptions**

DISR is a 32-bit register, and is part of the RAS registers group.

There are three formats for this register. The current translation table format determines which format of the register is used.

- When written at EL1 using Short-descriptor format. See *B1.29.1 DISR with Short-descriptor translation table format* on page B1-177.
- When written at EL1 using Long-descriptor format. See *B1.29.2 DISR with Long-descriptor translation table format* on page B1-178.
- When written at EL2. See *B1.29.3 DISR at EL2* on page B1-179.

**Configurations**

AArch32 register DISR is architecturally mapped to AArch64 register DISR_EL1. See *B2.39 DISR_EL1, Deferred Interrupt Status Register, EL1* on page B2-358.

There is one instance of DISR that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

This section contains the following subsections:

- *B1.29.1 DISR with Short-descriptor translation table format* on page B1-177.
- *B1.29.2 DISR with Long-descriptor translation table format* on page B1-178.
- *B1.29.3 DISR at EL2* on page B1-179.

### B1.29.1 DISR with Short-descriptor translation table format

DISR has a specific format when written at EL1 using the Short-descriptor translation table format.

The following figure shows the DISR bit assignments when using the Short-descriptor translation table format.

When TTBCR.EAE==0:

```
+-------------+-------------+-------------+-------------+-------------+-------------+-----------+-----------+-----------+-----------+
|     31      |     30      |     16      |     15      |     14      |     13      |     12      |     11      |     10      |     9      |
|            |            |            |             |             |             |             |             |             | FS[3:0]    |
+-------------+-------------+-------------+-------------+-------------+-------------+-----------+-----------+-----------+-----------+
|             |     AET     |             |             |             |             | ExT        |           |           |           |
+-------------+-------------+-------------+-------------+-------------+-------------+-----------+-----------+-----------+-----------+
|            |             |             |             |             |             | LPAE       | FS[4]     |           |           |
+-------------+-------------+-------------+-------------+-------------+-------------+-----------+-----------+-----------+-----------+
| RES0        |             |             |             |             |             |           |           |           |           |
+-------------+-------------+-------------+-------------+-------------+-------------+-----------+-----------+-----------+-----------+
```

*Figure B1-26 DISR bit assignments for Short-descriptor translation table format*

**A. [31]**

Set to 1 when ESB defers an asynchronous SError interrupt.

**RES0, [30:16]**

`RES0` Reserved.

**AET, [15:14]**
Asynchronous Error Type. Describes the state of the PE after taking an asynchronous Data Abort exception. The value is:

\[ \text{b01} \]

\textit{Uncorrected error, Unrecoverable error (UEU)}.

\textbf{RES0, [13]}

\texttt{RES0} Reserved.

\textbf{Ext, [12]}

External Abort Type. This bit is defined as \texttt{RES0}.

\textbf{RES0, [11]}

\texttt{RES0} Reserved.

\textbf{FS[4], [10]}

Fault Status Code. See the description of DFSR.FS in the \textit{Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile} for an SError interrupt.

\textbf{LPAE, [9]}

On taking a Data Abort exception, this bit is set as follows:

\[ \text{0} \]

Using the Short-descriptor translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

\textbf{RES0, [8:4]}

\texttt{RES0} Reserved.

\textbf{FS[3:0], [3:0]}

Fault Status bits. This field indicates the type of exception generated. See the description of DFSR.FS in the \textit{Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile} for an SError interrupt.

\section*{B1.29.2 DISR with Long-descriptor translation table format}

DISR has a specific format when written at EL1 using the Long-descriptor translation table format.

The following figure shows the DISR bit assignments when using the Long-descriptor translation table format.

When TTBCR.EAE==1:

![Figure B1-27 DISR bit assignments for Long-descriptor translation table format](image)

\textbf{A, [31]}

Set to 1 when ESB defers an asynchronous SError interrupt.

\textbf{RES0, [30:16]}

\texttt{RES0}
RES0 Reserved.

AET, [15:14]
Asynchronous Error Type. Describes the state of the core after taking an asynchronous Data Abort exception. The value is:
0b01 Uncorrected error, Unrecoverable error (UEU).

RES0, [13]
RES0 Reserved.

Ext, [12]
External Abort Type. This bit is defined as RES0.

RES0, [11:10]
RES0 Reserved.

LPAE, [9]
On taking a Data Abort exception, this bit is set as follows:
1 Using the Long-descriptor translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

RES0, [8:6]
RES0 Reserved.

Status, [5:0]
Fault Status Code. This field indicates the type of exception generated. See the DFSR.DFSC in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for an SError interrupt.

B1.29.3 DISR at EL2
DISR has a specific format when written at EL2.
The following figure shows the DISR bit assignments when written at EL2:

![DISR bit assignments for Long-descriptor translation table format](image)

A, [31]
Set to 1 when ESB defers an asynchronous SError interrupt. If the implementation does not include any synchronizable sources of SError interrupt, this bit is RES0.

RES0, [30:12]
RES0 Reserved.

AET, [11:10]
Asynchronous Error Type. Describes the state of the core after taking the SError interrupt exception. Software might use the information in the syndrome registers to determine what recovery might be possible. The value is:

0b01 \textit{Uncorrected error, Unrecoverable error (UEU)}.

\textbf{EA, [9]}

External Abort Type. This bit is defined as \texttt{RES0}.

\textbf{RES0, [8:6]}

\texttt{RES0} Reserved.

\textbf{DFSC, [5:0]}

Fault Status Code. This field indicates the type of exception generated. See the description of HSR.DFSC in the \textit{Arm\textsuperscript{*} Architecture Reference Manual Armv8, for Armv8-A architecture profile} for an SError interrupt.
B1.30 ERRIDR, Error ID Register

The ERRIDR defines the number of error records that can be accessed through the Error Record system registers.

**Bit field descriptions**

ERRIDR is a 32-bit register, and is part of the *Reliability, Availability, Serviceability* (RAS) registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>15</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NUM</td>
</tr>
</tbody>
</table>

RES0, [31:16]  
RES0 Reserved.

NUM, [15:0]  
Number of records that can be accessed through the Error Record system registers.

0x0002  Two records present.

**Configurations**

ERRIDR is architecturally mapped to AArch64 register ERRIDR_EL1. See *B2.40 ERRIDR_EL1, Error ID Register, EL1* on page B2-360.

There is one copy of this register that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 

Figure B1-29  ERRIDR bit assignments
B1.31 ERRSELR, Error Record Select Register

The ERRSELR selects which error record should be accessed through the Error Record system registers. This register is not reset on a warm reset.

**Bit field descriptions**

ERRSELR is a 32-bit register, and is part of the Reliability, Availability, Serviceability (RAS) registers functional group.

![Figure B1-30 ERRSELR bit assignments](image)

**RES0**, [31:1]

- **RES0** Reserved.

**SEL**, [0]

- Selects the record accessed through the Error Record system registers.
  - 0 Select record 0 containing errors from level-1 and level-2 RAMs located in the Cortex-A55 core.
  - 1 Select record 1 containing errors from level-3 RAMs located in the DSU.

**Configurations**

ERRSELR is architecturally mapped to AArch64 register ERRSELR_EL1. See B2.41 ERRSELR_EL1, Error Record Select Register, EL1 on page B2-361.

There is one copy of this register that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.32 ERXADDR, Selected Error Record Address Register

The ERXADDR accesses bits [31:0] of the ERR<n>ADDR address register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXADDR accesses the ERR0ADDR register of the core error record. See ERR0ADDR, Error Record Address Register.

If ERRSELR.SEL==1, then ERXADDR accesses the ERR1ADDR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.33 ERXADDR2, Selected Error Record Address Register 2

The ERXADDR2 accesses bits [63:32] of the ERR<n>ADRR address register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXADDR2 accesses the ERR0ADDR register of the core error record. See B3.2 ERR0ADDR, Error Record Address Register on page B3-468.

If ERRSELR.SEL==1, then ERXADDR2 accesses the ERR1ADDR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.34 ERXCTLR, Selected Error Record Control Register

The ERXCTLR accesses bits [31:0] of the ERR<n>CTRL control register for the error record selected by ERRSEL.R.SEL.

If ERRSEL.R.SEL==0, then ERXCTLR accesses the ERR0CTRL register of the core error record. See ERR0CTRL, Error Record Control Register.

If ERRSEL.R.SEL==1, then ERXCLTR accesses the ERR1CTRL register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.35  ERXCTRL2, Selected Error Record Control Register 2

The ERXCTRL2 accesses bits [62:32] of the ERR<n>CTRL control register for the error record selected by ERRSEL.R.SEL.

If ERRSEL.R.SEL==0, then ERXCTRL2 accesses the ERR0CTRL register of the core error record. See ERR0CTRL, Error Record Control Register.

If ERRSEL.R.SEL==1, then ERXCTRL2 accesses the ERR1CTRL register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.36 ERXFR, Selected Error Record Feature Register

Register ERXFR accesses bits [31:0] of the ERR<n>FR feature register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXFR accesses the ERR0FR register of the core error record. See B3.4 ERR0FR, Error Record Feature Register on page B3-471.

If ERRSELR.SEL==1, then ERXCLTR accesses the ERR1FR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.37 ERXFR2, Selected Error Record Feature Register 2

Register ERXFR2 accesses bits [63:32] of the ERR<\text{n}>FR feature register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXFR2 accesses the ERR0FR register of the core error record. See B3.4 ERR0FR, Error Record Feature Register on page B3-471.

If ERRSELR.SEL==1, then ERXCLTR accesses the ERR1FR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.38 ERXMISC0, Selected Error Miscellaneous Register 0

Register ERXMISC0 accesses bits [31:0] of the ERR<\text{n}>MISC0 control register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXMISC0 accesses bits [31:0] of the ERR0MISC0 register for the core error record. See B3.5 ERR0MISC0, Error Record Miscellaneous Register 0 on page B3-473.

If ERRSELR.SEL==1, then ERXMISC0 accesses bits [31:0] of the ERR1MISC0 register for the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.39 ERXMISC1, Selected Error Miscellaneous Register 1

Register ERXMISC1 accesses bits [63:32] of the ERR<\textless n\textgreater >MISC0 miscellaneous register 0 for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXMISC1 accesses the ERR0MISC0[63:32] register of the core error record. See B3.5 ERR0MISC0, Error Record Miscellaneous Register 0 on page B3-473.

If ERRSELR.SEL==1, then ERXMISC1 accesses the ERR1MISC0[63:32] register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.40 ERXMISC2, Selected Error Record Miscellaneous Register 2

Register ERXMISC2 accesses bits [31:0] of the ERR<n>MISC1 miscellaneous register 1 for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXMISC2 accesses the ERR0MISC1[31:0] register of the core error record. See B3.6 ERR0MISC1, Error Record Miscellaneous Register 1 on page B3-475.

If ERRSELR.SEL==1, then ERXMISC2 accesses the ERR1MISC1[31:0] register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.41 ERXMISC3, Selected Error Record Miscellaneous Register 3

Register ERXMISC3 accesses bits [63:32] of the ERR<n>MISC1 miscellaneous register 1 for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXMISC3 accesses the ERR0MISC1[63:32] register of the core error record. See B3.6 ERR0MISC1, Error Record Miscellaneous Register 1 on page B3-475.

If ERRSELR.SEL==1, then ERXMISC3 accesses the ERR1MISC1[63:32] register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B1.42 ERXPFGCDNR, Selected Error Pseudo Fault Generation Count Down Register

Register ERXPFGCDNR accesses the ERR<n>PFGCNDR register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXPFGCDNR accesses the ERR0PFGCDNR register of the core error record. See B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register on page B3-476.

If ERRSELR.SEL==1, then ERXPFGCDNR accesses the ERR1PFGCDNR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

Configurations

ERXPFGCDNR is architecturally mapped to AArch64 register ERXPFGCDNR_EL1. See B2.47 ERXPFGCDNR_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1 on page B2-367.

Accessing the ERXPFGCDNR

This register can be read using MRC with the following syntax:

```
MRC <syntax>
```

This register can be written using MCR with the following syntax:

```
MCR <syntax>
```

This syntax is encoded with the following settings in the instruction encoding:

```
<syntax>  | coproc | opc1 | CRn | CRm | opc2 |
----------|--------|------|-----|-----|------|
1111      | 000    | 1111 | 0010| 010 |
```

Accessibility

This register is accessible in software as follows:

```
<syntax>  | Control | Accessibility |
----------|---------|---------------|
          | E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 |
----------|-----|-----|----|-----|-----|-----|-----|
p15, 0, <Rt>, c15, c2, 2 | x  | x  | 0  | -   | RW  | n/a | RW  |
p15, 0, <Rt>, c15, c2, 2 | x  | 0  | 1  | -   | RW  | RW  | RW  |
p15, 0, <Rt>, c15, c2, 2 | x  | 1  | 1  | -   | n/a | RW  | RW  |
```

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.
Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state. Subject to these prioritization rules, the following traps and enables are applicable when accessing this register.

ERXPFGCDNR is accessible at EL3 and can be accessible at EL1 and EL2 depending on the value of bit[5] in ACTLR(S) and HACTLR. See B1.5 ACTLR, Auxiliary Control Register on page B1-133 and B1.48 HACTLR, Hyp Auxiliary Control Register on page B1-200.

If EL2 or EL3 are in AArch64, then access to lower exception levels is controlled by ACTLR_EL2 or ACTLR_EL3. See B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305 and B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307.
B1.43 ERXPFGCTLR, Selected Error Pseudo Fault Generation Control Register

Register ERXPFGCTLR accesses bits [31:0] of the ERR<n>PFGCTLR register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXPFGCTLR accesses the ERR0PFGCTLR register of the core error record. See B3.8 ERR0PFGCTLR, Error Pseudo Fault Generation Control Register on page B3-477.

If ERRSELR.SEL==1, then ERXPFGCTLR accesses the ERR1PFGCTLR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

Configurations

ERXPFGCTLR is architecturally mapped to AArch64 register ERXPFGCTLR_EL1. See B2.48 ERXPFGCTLR_EL1, Selected Error Pseudo Fault Generation Control Register, EL1 on page B2-369.

Accessing the ERXPFGCTLR

This register can be read using MRC with the following syntax:

```
MRC <syntax>
```

This register can be written using MCR with the following syntax:

```
MCR <syntax>
```

This syntax is encoded with the following settings in the instruction encoding:

```
<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRM</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 1</td>
<td>1111</td>
<td>000</td>
<td>1111</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>
```

Accessibility

This register is accessible in software as follows:

```
<syntax> | Control | Accessibility
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
<td>NS</td>
<td>EL0</td>
<td>EL1</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 1</td>
<td>x</td>
<td>x</td>
<td>0</td>
<td>-</td>
<td>RW</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 1</td>
<td>x</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>RW</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 1</td>
<td>x</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>n/a</td>
</tr>
</tbody>
</table>
```

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.

Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state. Subject to these prioritization rules, the following traps and enables are applicable when accessing this register.

ERXPFGCTLR is accessible at EL3 and can be accessible at EL1 and EL2 depending on the value of bit[5] in ACTLR(S) and HACTLR. See B1.5 ACTLR, Auxiliary Control Register on page B1-133 and B1.48 HACTLR, Hyp Auxiliary Control Register on page B1-200.

If EL2 or EL3 are in AArch64, then access to lower exception levels is controlled by ACTLR_EL2 or ACTLR_EL3. See B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305 and B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307.
B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register

Register ERXPFGFR accesses bits [31:0] of the ERR<n>PFGFR register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXPFGFR accesses the ERR0PFGFR register of the core error record. See B3.9 ERR0PFGFR, Error Pseudo Fault Generation Feature Register on page B3-479.

If ERRSELR.SEL==1, then ERXPFGFR accesses the ERR1PFGFR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

Configurations

ERXPFGFR is architecturally mapped to AArch64 register ERXPFGFR_EL1. See B2.49 ERXPFGFR_EL1, Selected Pseudo Fault Generation Feature Register, EL1 on page B2-371.

Accessing the ERXPFGFR

This register can be read using MRC with the following syntax:

\[
\text{MRC } \langle\text{syntax}\rangle
\]

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>coproc</th>
<th>opc1</th>
<th>CRn</th>
<th>CRm</th>
<th>opc2</th>
</tr>
</thead>
<tbody>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 0</td>
<td>1111</td>
<td>000</td>
<td>1111</td>
<td>0010</td>
<td>00</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>p15, 0, &lt;Rt&gt;, c15, c2, 0</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.

Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state. Subject to these prioritization rules, the following traps and enables are applicable when accessing this register.
B1.45 ERXSTATUS, Selected Error Record Primary Status Register

Register ERXSTATUS accesses the ERR<n>STATUS status register for the error record selected by ERRSELR.SEL.

If ERRSELR.SEL==0, then ERXSTATUS accesses the ERR0STATUS register of the core error record. See B3.10 ERR0STATUS, Error Record Primary Status Register on page B3-481.

If ERRSELR.SEL==1, then ERXSTATUS accesses the ERR1STATUS register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
### B1.46 FCSEIDR, FCSE Process ID Register

The FCSEIDR identifies whether the *Fast Context Switch Extension* (FCSE) is implemented.

**Bit field descriptions**

FCSEIDR is a 32-bit register, and is part of the Legacy feature registers functional group.

```
+-------------+-------------+-------------+-------------+-------------+-------------+
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAZ/WI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Figure B1-31 FCSEIDR bit assignments**

- **RAZ/WI, [31:0]**
  - Reserved, read-as-zero/write ignore.

**Configurations**

- There is one instance of this register that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
HACR, Hyp Auxiliary Configuration Register

HACR controls trapping to Hyp mode of IMPLEMENTATION DEFINED aspects of Non-secure EL1 or EL0 operation. This register is not used in the Cortex-A55 core.

Bit field descriptions

HACR is a 32-bit register, and is part of the Virtualization registers functional group.

Figure B1-32  HACR bit assignments

RES0, [31:0]

RES0  Reserved.

Configurations

AArch32 System register HACR is architecturally mapped to AArch64 System register HACR_EL2. See B2.54 HACR_EL2, Hyp Auxiliary Configuration Register, EL2 on page B2-376.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.48 HACTLR, Hyp Auxiliary Control Register

The HACTLR controls implementation defined features of Hyp mode operation.

Bit field descriptions
HACTLR is a 32-bit register, and is part of:
• The Virtualization registers functional group.
• The Other system control registers functional group.
• The Implementation defined functional group.

RES0, [31:13]
RES0 Reserved.

CLUSTERPMUEN, [12]
Performance Management Registers enable. The value is:
0 CLUSTERPM* registers are not write accessible from a lower Exception level. This is the reset value.
1 CLUSTERPM* registers are write accessible from EL1 Non-secure if they are write accessible from EL2.

Scheme Management Registers enable. The value is:
0 Registers CLUSTERTHREADSID, CLUSTERACPSID, CLUSTERSTASHSID, CLUSTERPARTCR, and CLUSTERBUSQOS are not write accessible from EL2. This is the reset value.
1 Registers controlled by the TSIDEN bit, CLUSTERACPSID, CLUSTERSTASHSID, CLUSTERPARTCR, and CLUSTERBUSQOS are write accessible from EL2.

TSIDEN, [10]
Thread Scheme ID Register enable. The possible values are:
0 Register CLUSTERTHREADSID is not accessible from EL1 nonsecure. This is the reset value.
1 Register CLUSTERTHREADSID is accessible from EL1 nonsecure if they are write accessible from EL2.

RES0, [9:8]
PWREN, [7]

Power Control Registers enable. The value is:

0  Registers CPUPWRCTLR, CLUSTERPWRCTRL, CLUSTERPWRDN, CLUSTERPWRSTAT, CLUSTERL3HIT and CLUSTERL3MISS are not write accessible from EL1. This is the reset value.
1  Registers CPUPWRCTLR, CLUSTERPWRCTRL, CLUSTERPWRDN, CLUSTERPWRSTAT, CLUSTERL3HIT and CLUSTERL3MISS are write accessible from EL1 Non-secure if they are write accessible from EL2.

RES0, [6]

RES0  Reserved.

ERXPFGEN, [5]

Error Record Registers enable. The value is:

0  ERXPFG* are not write accessible from EL1. This is the reset value.
1  ERXPFG* are write accessible from EL1 Non-secure if they are write accessible from EL2.

RES0, [4:2]

RES0  Reserved.

ECTLRREN, [1]

Extended Control Registers enable. The value is:

0  CPUECTLR and CLUSTERECTLR are not write accessible from EL1. This is the reset value.
1  CPUECTLR and CLUSTERECTLR are write accessible from EL1 Non-secure if they are write accessible from EL2.

ACTLRREN, [0]

Auxiliary Control Registers enable. The value is:

0  CPUACTLR and CLUSTERACTLR are not write accessible from EL1. This is the reset value.
1  CPUACTLR and CLUSTERACTLR are write accessible from EL1 Non-secure if they are write accessible from EL2.

Configurations

The HACTLR is architecturally mapped to the AArch64 ACTLR_EL2 register. See B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.49  HACTLR2, Hyp Auxiliary Control Register 2

The HACTLR2 Provides additional space to the HACTLR register to hold IMPLEMENTATION DEFINED trap functionality.

**Bit field descriptions**

HACTLR2 is a 32-bit register, and is part of:

- The Virtualization registers functional group.
- The Other system control registers functional group.
- The Implementation defined functional group.

![HACTLR2 bit assignments](image)

**RES0, [31:0]**

RES0  Reserved.

**Configurations**

The HACTLR2 is architecturally mapped to the AArch64 ACTLR_EL2[63:32] register. See *B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305.*

RW fields in this register reset to architecturally UNKNOWN values.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B1.50 HADFSR, Hyp Auxiliary Data Fault Status Syndrome Register

HADFSR provides additional IMPLEMENTATION DEFINED syndrome information for Data Abort exceptions taken to Hyp mode. This register is not used in the Cortex-A55 core.

**Bit field descriptions**
HADFSR is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Exception and fault handling registers functional group.
- The Implementation defined functional group.

![Figure B1-35 HADFSR bit assignments](image)

RES0, [31:0]

RES0 Reserved.

**Configurations**
AArch32 System register HADFSR is architecturally mapped to AArch64 System register AFSR0_EL2. See B2.9 AFSR0_EL2, Auxiliary Fault Status Register 0, EL2 on page B2-310.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.51 HAIFSR, Hyp Auxiliary Instruction Fault Status Syndrome Register

HAIFSR provides additional IMPLEMENTATION DEFINED syndrome information for Prefetch Abort exceptions taken to Hyp mode. This register is not used in the Cortex-A55 core.

Bit field descriptions
HAIFSR is a 32-bit register, and is part of:
• The Virtualization registers functional group.
• The Exception and fault handling registers functional group.
• The Implementation defined functional group.

RES0, [31:0]
Reserved, RES0.

Configurations
AArch32 System register HAIFSR is architecturally mapped to AArch64 System register AFSR1_EL2. See B2.12 AFSR1_EL2, Auxiliary Fault Status Register 1, EL2 on page B2-313.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
HAMAIR0 provides additional implementation defined memory attributes for the memory attribute encodings defined by HMAIR0. These implementation defined attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR0. This register is not used in the Cortex-A55 core.

**Bit field descriptions**

HAMAIR0 is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Virtual memory control registers functional group.
- The Implementation defined functional group.

![Figure B1-37 HAMAIR0 bit assignments](image)

**RES0, [31:0]**

Reserved, **RES0**.

**Configurations**

AArch32 System register HAMAIR0 is architecturally mapped to AArch64 System register AMAIR_EL2[31:0]. See [B2.16 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2](#) on page B2-317.

Bit fields and details not provided in this description are architecturally defined. See the *Arm* Architectures Reference Manual Armv8, for Armv8-A architecture profile.
HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1

HAMAIR1 provides additional implementation defined memory attributes for the memory attribute encodings defined by HMAIR1. These implementation defined attributes can only provide additional qualifiers for the memory attribute encodings, and cannot change the memory attributes defined in HMAIR1. This register is not used in the Cortex-A55 core.

Bit field descriptions
HAMAIR1 is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Virtual memory control registers functional group.
- The Implementation defined functional group.

RES0, [31:0]
Reserved, RES0.

Configurations
AArch32 System register HAMAIR1 is architecturally mapped to AArch64 System register AMAIR_EL2[63:32]. See B2.16 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2 on page B2-317.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.54  **HCR, Hyp Configuration Register**

The HCR provides configuration controls for virtualization, including defining whether various Non-secure operations are trapped to Hyp mode.

**Bit field descriptions**

HCR is a 32-bit register, and is part of the Virtualization registers functional group.

This register resets to value 0x00000002.

![HCR bit assignments diagram]

**RES0, [31]**

RES0  Reserved.

**RES0, [29:28]**

RES0  Reserved.

**TGE, [27]**

Trap General Exceptions. If this bit is set, and SCR_EL3.NS is set, then:

All exceptions that would be routed to EL1 are routed to EL2.

- The SCTLR.M bit is treated as 0 regardless of its actual state, other than for reading the bit.
- The HCR.FMO, IMO, and AMO bits are treated as 1 regardless of their actual state, other than for reading the bits.
- All virtual interrupts are disabled.
- An exception return to EL1 is treated as an illegal exception return.

The Cortex-A55 core does not support any implementation defined mechanisms for signaling virtual interrupts.

Additionally, if HCR.TGE is 1, the HDCR.{TDRA,TDOSA,TDA} bits are ignored and the core behaves as if they are set to 1, other than for the value read back from HDCR.
TSC, [19]

Trap SMC instruction. When this bit is set to 1, any attempt from a Non-secure EL1 state to execute an SMC instruction, that passes its condition check if it is conditional, is trapped to Hyp mode.

SWIO, [1]

Set/Way Invalidation Override. This bit is RES1.

Configurations

HCR is architecturally mapped to AArch64 register HCR_EL2[31:0]. See B2.55 HCR_EL2, Hypervisor Configuration Register, EL2 on page B2-377.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.55  HCR2, Hyp Configuration Register 2

The HCR2 provides additional configuration controls for virtualization.

**Bit field descriptions**

HCR2 is a 32-bit register, and is part of the Virtualization registers functional group. This register resets to value 0x00000000.

![HCR2 bit assignments](image)

**MIOCNCE, [6]**

Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure PL1&0 translation regime.

This bit is not implemented, RAZ/WI.

**Configurations**

HCR2 is architecturally mapped to AArch64 register HCR_EL2[63:32]. See *B2.55 HCR_EL2, Hypervisor Configuration Register, EL2* on page B2-377.

This register is accessible only at EL2 or EL3.

Bit fields and details not provided in this description are architecturally defined. See the *Arm* Architecture Reference Manual *Armv8*, for *Armv8-A architecture profile*. 

---

**Figure B1-40  HCR2 bit assignments**

![HCR2 bit assignments](image)
B1.56 HSCTRL, Hyp System Control Register

The HSCTRL provides top level control of the system operation in Hyp mode.

This register provides Hyp mode control of features controlled by the Banked SCTLR bits, and shows the values of the non-Banked SCTLR bits.

**Bit field descriptions**
HSCTRL is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Other system control registers functional group.

![HSCTRL Bit Assignments](image)

I, [12]
Instruction cache enable. This is an enable bit for instruction caches at EL2:

0 Instruction caches disabled at EL2. If HSCTRL.M is set to 0, instruction accesses from stage 1 of the EL2 translation regime are to Normal memory, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable. This is the reset value.

1 Instruction caches enabled at EL2. If HSCTRL.M is set to 0, instruction accesses from stage 1 of the EL2 translation regime are to Normal memory, Outer Shareable, Inner Write-Through, Outer Write-Through.

When this bit is 0, all EL2 Normal memory instruction accesses are Non-cacheable.

The reset value for this field is **UNKNOWN**.

C, [2]
Cache enable. This is an enable bit for data and unified caches at EL2:

0 Data and unified caches disabled at EL2. This is the reset value.

1 Data and unified caches enabled at EL2.

When this bit is 0, all EL2 Normal memory data accesses and all accesses to the EL2 translation tables are Non-cacheable.

The reset value for this field is **UNKNOWN**.

M, [0]
MMU enable. This is a global enable bit for the EL2 stage 1 MMU:

0 EL2 stage 1 MMU disabled. This is the reset value.

1 EL2 stage 1 MMU enabled.

The reset value for this field is **UNKNOWN**.

---

Figure B1-41 HSCTRL bit assignments
Configurations

HSCTLR is architecturally mapped to AArch64 register SCTLR_EL2. See B2.95 SCTLR_EL2, System Control Register, EL2 on page B2-440.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
**B1.57 HSR, Hyp Syndrome Register**

The HSR holds syndrome information for an exception taken to Hyp mode.

**Bit field descriptions**

HSR is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Exception and fault handling registers functional group.

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>26 25 24</th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ISS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Figure B1-42 HSR bit assignments](image)

**EC, [31:26]**

Exception class. The exception class for the exception that is taken in Hyp mode. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.

**IL, [25]**

Instruction length. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.

**ISS, [24:0]**

Instruction specific syndrome. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information. The interpretation of this field depends on the value of the EC field. See *B1.57.1 Encoding of ISS[24:20] when HSR[31:30] is 0b00* on page B1-212.

**Configurations**

HSR is architecturally mapped to AArch64 register ESR_EL2. See *B2.52 ESR_EL2, Exception Syndrome Register, EL2* on page B2-374.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

This section contains the following subsection:

**B1.57.1 Encoding of ISS[24:20] when HSR[31:30] is 0b00**

For EC values that are non-zero and have the two most-significant bits 0b00, ISS[24:20] provides the condition field for the trapped instruction, together with a valid flag for this field.

The encoding of this part of the ISS field is:

**CV, ISS[24]**

Condition valid. Possible values of this bit are:
- 0: The COND field is not valid.
- 1: The COND field is valid.

When an instruction is trapped, CV is set to 1.

**COND, ISS[23:20]**

The Condition field for the trapped instruction. This field is valid only when CV is set to 1.

If CV is set to 0, this field is RES0.
When an instruction is trapped, the COND field is set to the condition the instruction was executed with.

When reporting an SEI, the following occurs:

- AET always reports an uncontainable error (UC) with value \(0b00\).
- EA is \texttt{RES0}.
- DFSC is always at \(0b010001\).

When reporting a synchronous external data abort, EA is \texttt{RES0}.

When reporting a synchronous external prefetch abort, EA is \texttt{RES0}.
B1.58  **HTTBR, Hyp Translation Table Base Register**

The HTTBR holds the base address of the translation table for the stage 1 translation of memory accesses from Hyp mode.

**Bit field descriptions**

HTTBR is a 64-bit register.

![Figure B1-43  HTTBR bit assignments](image)

CnP, [0]

Common not Private. The possible values are:

0  CnP is not supported.
1  CnP is supported.

**Configurations**

AArch32 System register HTTBR is architecturally mapped to AArch64 System register TTBR0_EL2.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B1.59 ID_AFR0, Auxiliary Feature Register 0

The ID_AFR0 provides information about the IMPLEMENTATION DEFINED features of the PE in AArch32. This register is not used in the Cortex-A55 core.

Bit field descriptions

ID_AFR0 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

RES0, [31:0]  
Reserved, RES0.

Configurations

AArch32 System register ID_AFR0 is architecturally mapped to AArch64 System register ID_AFR0_EL1. See B2.65 ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0, EL1 on page B2-393.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
### B1.60 ID_DFR0, Debug Feature Register 0

The ID_DFR0 provides top-level information about the debug system in AArch32.

**Bit field descriptions**

ID_DFR0 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>RES0</td>
</tr>
<tr>
<td>27-24</td>
<td>PerfMon</td>
</tr>
<tr>
<td>23-20</td>
<td>MProfDbg</td>
</tr>
<tr>
<td>19-16</td>
<td>MMapTrc</td>
</tr>
<tr>
<td>15-12</td>
<td>CopTrc</td>
</tr>
<tr>
<td>11-8</td>
<td>RES0</td>
</tr>
<tr>
<td>7-4</td>
<td>CopSDbg</td>
</tr>
<tr>
<td>3-0</td>
<td>CopDbg</td>
</tr>
</tbody>
</table>

**Figure B1-45 ID_DFR0 bit assignments**

RES0, [31:28]  
RES0 Reserved.

PerfMon, [27:24]  
Indicates support for performance monitor model:

\[
0x4 \quad \text{Support for Performance Monitor Unit version 3 (PMUv3) system registers, with a 16-bit evtCount field.}
\]

MProfDbg, [23:20]  
Indicates support for memory-mapped debug model for M profile cores:

\[
0x0 \quad \text{This product does not support M profile Debug architecture.}
\]

MMapTrc, [19:16]  
Indicates support for memory-mapped trace model:

\[
0x1 \quad \text{Support for Arm trace architecture, with memory-mapped access.}
\]

In the Trace registers, the ETMIDR gives more information about the implementation.

CopTrc, [15:12]  
Indicates support for coprocessor-based trace model:

\[
0x0 \quad \text{This product does not support Arm trace architecture.}
\]

RES0, [11:8]  
RES0 Reserved.

CopSDbg, [7:4]  
Indicates support for coprocessor-based Secure debug model:

\[
0x8 \quad \text{This product supports v8.2 Debug architecture.}
\]

CopDbg, [3:0]  
Indicates support for coprocessor-based debug model:

\[
0x8 \quad \text{This product supports v8.2 Debug architecture.}
\]
Configurations

ID_DFR0 is architecturally mapped to AArch64 register ID_DFR0_EL1. See B2.66 ID_DFR0_EL1, AArch32 Debug Feature Register 0, EL1 on page B2-394.

There is one copy of this register that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.61  ID_ISAR0, Instruction Set Attribute Register 0

The ID_ISAR0 provides information about the instruction sets implemented by the core in AArch32.

**Bit field descriptions**

ID_ISAR0 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>RES0</td>
</tr>
<tr>
<td>27-24</td>
<td>Divide</td>
</tr>
<tr>
<td>23-20</td>
<td>Debug</td>
</tr>
<tr>
<td>19-16</td>
<td>Coproc</td>
</tr>
<tr>
<td>15-12</td>
<td>CmpBranch</td>
</tr>
<tr>
<td>11-8</td>
<td>Bitfield</td>
</tr>
<tr>
<td>7-4</td>
<td>BitCount</td>
</tr>
<tr>
<td>3-0</td>
<td>Swap</td>
</tr>
</tbody>
</table>

**RES0, [31:28]**

RES0 Reserved.

**Divide, [27:24]**

Indicates the implemented Divide instructions:

- 0x2  • SDIV and UDIV in the T32 instruction set.
- 0x2  • SDIV and UDIV in the A32 instruction set.

**Debug, [23:20]**

Indicates the implemented Debug instructions:

- 0x1 BKPT.

**Coproc, [19:16]**

Indicates the implemented Coprocessor instructions:

- 0x0 None implemented, except for instructions separately attributed by the architecture to provide access to AArch32 System registers and System instructions.

**CmpBranch, [15:12]**

Indicates the implemented combined Compare and Branch instructions in the T32 instruction set:

- 0x1 CBNZ and CBZ.

**Bitfield, [11:8]**

Indicates the implemented bit field instructions:

- 0x1 BFC, BFI, SBFX, and UBFX.

**BitCount, [7:4]**

Indicates the implemented Bit Counting instructions:

- 0x1 CLZ.

**Swap, [3:0]**
Indicates the implemented Swap instructions in the A32 instruction set:

\( \Box \times \Box \quad \text{None implemented.} \)

**Configurations**

ID_ISAR0 is architecturally mapped to AArch64 register ID_ISAR0_EL1. See **B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396**.

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, and ID_ISAR5. See:

- **B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220**.
- **B1.63 ID_ISAR2, Instruction Set Attribute Register 2 on page B1-222**.
- **B1.64 ID_ISAR3, Instruction Set Attribute Register 3 on page B1-224**.
- **B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226**.
- **B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228**.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
### B1.62 ID_ISAR1, Instruction Set Attribute Register 1

The ID_ISAR1 provides information about the instruction sets implemented by the core in AArch32.

#### Bit field descriptions

ID_ISAR1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>24</th>
<th>20</th>
<th>16</th>
<th>12</th>
<th>8</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jazelle</td>
<td>Interwork</td>
<td>Immediate</td>
<td>IfThen</td>
<td>Extend</td>
<td>Except_AR</td>
<td>Except</td>
<td>Endian</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Figure B1-47 ID_ISAR1 bit assignments](image-url)

**Jazelle, [31:28]**

Indicates the implemented Jazelle Extension instructions:

- \(0x1\) The BXJ instruction, and the J bit in the PSR.

**Interwork, [27:24]**

Indicates the implemented Interworking instructions:

- \(0x3\)
  - The BX instruction, and the T bit in the PSR.
  - The BLX instruction. PC loads have BX-like behavior.
  - Data-processing instructions in the A32 instruction set with the PC as the destination and the S bit clear have BX-like behavior.

**Immediate, [23:20]**

Indicates the implemented data-processing instructions with long immediates:

- \(0x1\)
  - The MOV instruction.
  - The MOV instruction encodings with zero-extended 16-bit immediates.
  - The T32 ADD and SUB instruction encodings with zero-extended 12-bit immediates, and other ADD, ADR, and SUB encodings cross-referenced by the pseudocode for those encodings.

**IfThen, [19:16]**

Indicates the implemented If-Then instructions in the T32 instruction set:

- \(0x1\) The IT instructions, and the IT bits in the PSRs.

**Extend, [15:12]**

Indicates the implemented Extend instructions:

- \(0x2\)
  - The SXTB, SXTH, UXTB, and UXTH instructions.
  - The SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH instructions.

**Except_AR, [11:8]**

Indicates the implemented A profile exception-handling instructions:

- \(0x1\) The SRS and RFE instructions, and the A and R profile forms of the CPS instruction.

**Except, [7:4]**

Indicates the implemented exception-handling instructions in the A32 instruction set:
0x1 The LDM (exception return), LDM (user registers), and STM (user registers) instruction versions.

**Endian, [3:0]**

Indicates the implemented Endian instructions:

0x1 The SETEND instruction, and the E bit in the PSRs.

**Configurations**

ID_ISAR1 is architecturally mapped to AArch64 register ID_ISAR1_EL1. See [B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398](#).

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_ISAR0, ID_ISAR2, ID_ISAR3, ID_ISAR4 and ID_ISAR5. See:

- **B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218.**
- **B1.63 ID_ISAR2, Instruction Set Attribute Register 2 on page B1-222.**
- **B1.64 ID_ISAR3, Instruction Set Attribute Register 3 on page B1-224.**
- **B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226.**
- **B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228.**

Bit fields and details not provided in this description are architecturally defined. See the "Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile."
**B1.63 ID_ISAR2, Instruction Set Attribute Register 2**

The ID_ISAR2 provides information about the instruction sets implemented by the core in AArch32.

**Bit field descriptions**

ID_ISAR2 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>Reversal</td>
</tr>
<tr>
<td>27-24</td>
<td>PSR_AR</td>
</tr>
<tr>
<td>23-20</td>
<td>MultiU</td>
</tr>
<tr>
<td>19-16</td>
<td>MultiS</td>
</tr>
<tr>
<td>15-12</td>
<td>Multi</td>
</tr>
<tr>
<td>11-8</td>
<td>MemHint</td>
</tr>
<tr>
<td>7-4</td>
<td>LoadStore</td>
</tr>
<tr>
<td>3-0</td>
<td><strong>MultiAccessInt</strong></td>
</tr>
</tbody>
</table>

*Figure B1-48 ID_ISAR2 bit assignments*

**Reversal, [31:28]**

Indicates the implemented Reversal instructions:

- $0x2$
  - The REV, REV16, and REVSH instructions.
  - The RBIT instruction.

**PSR_AR, [27:24]**

Indicates the implemented A and R profile instructions to manipulate the PSR:

- $0x1$
  - The MRS and MSR instructions, and the exception return forms of data-processing instructions.

The exception return forms of the data-processing instructions are:

- In the A32 instruction set, data-processing instructions with the PC as the destination and the S bit set.
- In the T32 instruction set, the SUBS PC, LR, #N instruction.

**MultiU, [23:20]**

Indicates the implemented advanced unsigned Multiply instructions:

- $0x2$
  - The UMULL and UMLAL instructions.
  - The UMAAL instruction.

**MultiS, [19:16]**

Indicates the implemented advanced signed Multiply instructions.

- $0x3$
  - The SMULL and SMLAL instructions.
  - The SMLABB, SMLABT, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLATB, SMLATT, SMLAWB, SMLAWT, SMULBB, SMULBT, SMULTB, SMULTT, SMULWB, SMULWT instructions, and the Q bit in the PSRs.
  - The SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSLD, SMLSLDX, SMMLA, SMMLAR, SMMLAS, SMMLSR, SMMUL, SMMULR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions.

**Mult, [15:12]**

Indicates the implemented additional Multiply instructions:

- $0x2$
  - The MUL instruction.
  - The MLA instruction.
  - The MLS instruction.
MultiAccessInt, [11:8]
Indicates the support for interruptible multi-access instructions:
$0x0$  No support. This means that the LDM and STM instructions are not interruptible.

MemHint, [7:4]
Indicates the implemented memory hint instructions:
$0x4$
- The PLD instruction.
- The PLI instruction.
- The PLDW instruction.

LoadStore, [3:0]
Indicates the implemented additional load/store instructions:
$0x2$
- The LDRD and STRD instructions.
- The Load Acquire (LDAB, LDAH, LDA, LDAEXB, LDAEXH, LDAEX, and LDAEXD) and Store Release (STLB, STLH, STL, STLEXB, STLEXH, STLEX, and STLEXD) instructions.

Configurations
ID_ISAR2 is architecturally mapped to AArch64 register ID_ISAR2_EL1. See B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400.
There is one copy of this register that is used in both Secure and Non-secure states.
Must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR3, ID_ISAR4 and ID_ISAR5. See:
- B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218.
- B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220.
- B1.64 ID_ISAR3, Instruction Set Attribute Register 3 on page B1-224.
- B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226.
- B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.64  ID_ISAR3, Instruction Set Attribute Register 3

The ID_ISAR3 provides information about the instruction sets implemented by the core in AArch32.

**Bit field descriptions**

ID_ISAR3 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>T32EE</td>
</tr>
<tr>
<td>27-24</td>
<td>TrueNOP</td>
</tr>
<tr>
<td>23-20</td>
<td>T32Copy</td>
</tr>
<tr>
<td>19-16</td>
<td>TabBranch</td>
</tr>
<tr>
<td>15-12</td>
<td>SynchPrim</td>
</tr>
<tr>
<td>11-8</td>
<td>SVC</td>
</tr>
<tr>
<td>7-4</td>
<td>SIMD</td>
</tr>
<tr>
<td>3-0</td>
<td>Saturate</td>
</tr>
</tbody>
</table>

**Figure B1-49  ID_ISAR3 bit assignments**

**T32EE, [31:28]**

Indicates the implemented Thumb Execution Environment (T32EE) instructions:

- 0x0: None implemented.

**TrueNOP, [27:24]**

Indicates the implemented true NOP instructions:

- 0x1: True NOP instructions in both the A32 and T32 instruction sets, and additional NOP-compatible hints.

**T32Copy, [23:20]**

Indicates the support for T32 non flag-setting MOV instructions:

- 0x1: Support for T32 instruction set encoding T1 of the MOV (register) instruction, copying from a low register to a low register.

**TabBranch, [19:16]**

Indicates the implemented Table Branch instructions in the T32 instruction set.

- 0x1: The TBB and TBH instructions.

**SynchPrim, [15:12]**

Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate the implemented Synchronization Primitive instructions.

- 0x2: The LDREX and STREX instructions.
- The CLREX, LDREXB, STREXB, and STREXH instructions.
- The LDREXD and STREXD instructions.

**SVC, [11:8]**

Indicates the implemented SVC instructions:

- 0x1: The SVC instruction.

**SIMD, [7:4]**

Indicates the implemented Single Instruction Multiple Data (SIMD) instructions.
0x3

- The SSAT and USAT instructions, and the Q bit in the PSRs.
- The PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SAX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, UXTB16 instructions, and the GE[3:0] bits in the PSRs.

The SIMD field relates only to implemented instructions that perform SIMD operations on the general-purpose registers. In an implementation that supports Advanced SIMD and floating-point instructions, MVFR0, MVFR1, and MVFR2 give information about the implemented Advanced SIMD instructions.

Saturate, [3:0]

Indicates the implemented Saturate instructions:

0x1

The QADD, QDADD, QDSUB, QSUB and the Q bit in the PSRs.

Configurations

ID_ISAR3 is architecturally mapped to AArch64 register ID_ISAR3_EL1. See B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402.

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR4, and ID_ISAR5. See:
- B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218.
- B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220.
- B1.63 ID_ISAR2, Instruction Set Attribute Register 2 on page B1-222.
- B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226.
- B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.65 ID_ISAR4, Instruction Set Attribute Register 4

The ID_ISAR4 provides information about the instruction sets implemented by the core in AArch32.

**Bit field descriptions**

ID_ISAR4 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:28</td>
<td><strong>SWP_frac</strong> Indicates support for the memory system locking the bus for SWP or SWPB instructions: 0x0: SWP and SWPB instructions not implemented.</td>
</tr>
<tr>
<td>27:24</td>
<td><strong>PSR_M</strong> Indicates the implemented M profile instructions to modify the PSRs: 0x0: None implemented.</td>
</tr>
<tr>
<td>23:20</td>
<td><strong>SynchPrim_frac</strong> This field is used with the ID_ISAR3.SynchPrim field to indicate the implemented Synchronization Primitive instructions: 0x0: • The LDREX and STREX instructions. • The CLREX, LDREXB, LDREXH, STREXB, and STREXH instructions. • The LDREXD and STREXD instructions.</td>
</tr>
<tr>
<td>19:16</td>
<td><strong>Barrier</strong> Indicates the supported Barrier instructions in the A32 and T32 instruction sets: 0x1: The DMB, DSB, and ISB barrier instructions.</td>
</tr>
<tr>
<td>15:12</td>
<td><strong>SMC</strong> Indicates the implemented SMC instructions: 0x1: The SMC instruction.</td>
</tr>
<tr>
<td>11:8</td>
<td><strong>Write-Back</strong> Indicates the support for Write-Back addressing modes: 0x1: Core supports all the Write-Back addressing modes defined in Armv8-A.</td>
</tr>
<tr>
<td>7:4</td>
<td><strong>WithShifts</strong> Indicates the support for instructions with shifts: 0x4: • Support for shifts of loads and stores over the range LSL 0-3. • Support for other constant shift options, both on load/store and other instructions. • Support for register-controlled shift options.</td>
</tr>
<tr>
<td>3:0</td>
<td><strong>Unpriv</strong></td>
</tr>
</tbody>
</table>
Indicates the implemented unprivileged instructions:

- The LDRBT, LDRT, STRBT, and STRT instructions.
- The LDRHT, LDRSBT, LDRSHT, and STRHT instructions.

Configurations

ID_ISAR4 is architecturally mapped to AArch64 register ID_ISAR4_EL1. See B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404.

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, and ID_ISAR5. See:
- B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218.
- B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220.
- B1.63 ID_ISAR2, Instruction Set Attribute Register 2 on page B1-222.
- B1.64 ID_ISAR3, Instruction Set Attribute Register 3 on page B1-224.
- B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.66 ID_ISAR5, Instruction Set Attribute Register 5

The ID_ISAR5 provides information about the instruction sets that the core implements.

**Bit field descriptions**

ID_ISAR5 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

![Figure B1-51 ID_ISAR5 bit assignments](image)

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDM</td>
<td>CRC32</td>
<td>SHA2</td>
<td>SHA1</td>
<td>AES</td>
<td>SEVL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**RES0, [31:28]**

RES0 Reserved.

**RDM, [27:24]**

VQRDMLAH and VQRDMLSH instructions in AArch32. The value is:

- $0x1$: VQRDMLAH and VQRDMLSH instructions are implemented.

**RES0, [23:20]**

RES0 Reserved.

**CRC32, [19:16]**

Indicates whether CRC32 instructions are implemented in AArch32 state. The value is:

- $0x1$: CRC32B, CRC32H, CRC32W, CRC32CB, CRC32CH, and CRC32CW instructions are implemented.

**SHA2, [15:12]**

Indicates whether SHA2 instructions are implemented in AArch32 state:

- $0x0$: No SHA2 instructions implemented. This is the value when the Cryptographic Extensions are not implemented or are disabled.
- $0x1$: SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 implemented. This is the value when the Cryptographic Extensions are implemented and enabled.

**SHA1, [11:8]**

Indicates whether SHA1 instructions are implemented in AArch32 state. Defined values are:

- $0x0$: No SHA1 instructions implemented. This is the value when the Cryptographic Extensions are not implemented or are disabled.
- $0x1$: SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 implemented. This is the value when the Cryptographic Extensions are implemented and enabled.

**AES, [7:4]**

Indicates whether AES instructions are implemented in AArch32 state. Defined values are:
\( \theta \times 0 \)
No AES instructions implemented. This is the value when the Cryptographic Extensions are not implemented or are disabled.

\( \theta \times 2 \)
- AESE, AESD, AESMC, and AESIMC implemented.
- PMULL/PMULL2 instructions operating on 64-bit data quantities.

This is the value when the Cryptographic Extensions are implemented and enabled.

\textbf{SEVL, [3:0]}
Indicates whether the SEVL instruction is implemented in AArch32. The value is:

\( \theta \times 1 \)
SEVL is implemented as send event local.

\textbf{Configurations}

ID_ISAR5 is architecturally mapped to AArch64 register ID_ISAR5_EL1. See
\textit{B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406.}

There is one copy of this register that is used in both Secure and Non-secure states.

ID_ISAR5 must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, and ID_ISAR4. See:
- \textit{B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218.}
- \textit{B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220.}
- \textit{B1.63 ID_ISAR2, Instruction Set Attribute Register 2 on page B1-222.}
- \textit{B1.64 ID_ISAR3, Instruction Set Attribute Register 3 on page B1-224.}
- \textit{B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226.}

Bit fields and details not provided in this description are architecturally defined. See the \textit{Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.}
ID_ISAR6, Instruction Set Attribute Register 6

The ID_ISAR6 provides information about the instruction sets that the core implements.

Bit field descriptions

ID_ISAR6 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

**RES0, [31:8]**

RES0  Reserved.

**DP, [7:4]**

UDOT and SDOT instructions. The value is:

0b0001  UDOT and SDOT instructions are implemented.

**RES0, [3:0]**

RES0  Reserved.

Configurations

ID_ISAR6 is architecturally mapped to AArch64 register ID_ISAR6_EL1. See B2.73 ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1 on page B2-408.

There is one copy of this register that is used in both Secure and Non-secure states.

ID_ISAR6 must be interpreted with ID_ISAR0, ID_ISAR1, ID_ISAR2, ID_ISAR3, ID_ISAR4, and ID_ISAR5. See:

- B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218.
- B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220.
- B1.63 ID_ISAR2, Instruction Set Attribute Register 2 on page B1-222.
- B1.64 ID_ISAR3, Instruction Set Attribute Register 3 on page B1-224.
- B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226.
- B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.68  ID/MMFR0, Memory Model Feature Register 0

The ID/MMFR0 provides information about the memory model and memory management support in AArch32.

**Bit field descriptions**

ID/MMFR0 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Positions</th>
<th>Field Description</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>InnerShr</td>
<td>Indicates the innermost shareability domain implemented:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1</td>
</tr>
<tr>
<td>27-24</td>
<td>FCSE</td>
<td>Indicates support for Fast Context Switch Extension (FCSE):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0</td>
</tr>
<tr>
<td>23-20</td>
<td>AuxReg</td>
<td>Indicates support for Auxiliary registers:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x2</td>
</tr>
<tr>
<td>19-16</td>
<td>TCM</td>
<td>Indicates support for TCMs and associated DMAs:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0</td>
</tr>
<tr>
<td>15-12</td>
<td>ShareLvl</td>
<td>Indicates the number of shareability levels implemented:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1</td>
</tr>
<tr>
<td>11-8</td>
<td>OuterShr</td>
<td>Indicates the outermost shareability domain implemented:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1</td>
</tr>
<tr>
<td>7-4</td>
<td>PMSA</td>
<td>Indicates support for a Protected Memory System Architecture (PMSA):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0</td>
</tr>
<tr>
<td>3-0</td>
<td>VMSA</td>
<td>Indicates support for a Virtual Memory System Architecture (VMSA).</td>
</tr>
</tbody>
</table>
0x5 Support for:
- VMSAv7, with support for remapping and the Access flag.
- The PXN bit in the Short-descriptor translation table format descriptors.
- The Long-descriptor translation table format.

Configurations
ID_MMFR0 is architecturally mapped to AArch64 register ID_MMFR0_EL1. See
B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 on page B2-409.

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_MMFR1, ID_MMFR2, ID_MMFR3, and ID_MMFR4. See:
- B1.69 ID_MMFR1, Memory Model Feature Register 1 on page B1-233.
- B1.70 ID_MMFR2, Memory Model Feature Register 2 on page B1-235.
- B1.71 ID_MMFR3, Memory Model Feature Register 3 on page B1-237.
- B1.72 ID_MMFR4, Memory Model Feature Register 4 on page B1-239.

Bit fields and details not provided in this description are architecturally defined. See the Arm®
B1.69 ID_MMFR1, Memory Model Feature Register 1

The ID_MMFR1 provides information about the memory model and memory management support in AArch32.

**Bit field descriptions**

ID_MMFR1 is a 32-bit register, and is part of the Identification registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>Bit field descriptions</th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>BPred</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1TstCln</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1Uni</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1Hvd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1UniSW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1HvdSW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1UniVA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1HvdVA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure B1.54 ID_MMFR1 bit assignments**

**BPred, [31:28]**

Indicates branch predictor management requirements:

- 0x4: For execution correctness, branch predictor requires no flushing at any time.

**L1TstCln, [27:24]**

Indicates the supported L1 Data cache test and clean operations, for Harvard or unified cache implementation:

- 0x0: None supported.

**L1Uni, [23:20]**

Indicates the supported entire L1 cache maintenance operations, for a unified cache implementation:

- 0x0: None supported.

**L1Hvd, [19:16]**

Indicates the supported entire L1 cache maintenance operations, for a Harvard cache implementation:

- 0x0: None supported.

**L1UniSW, [15:12]**

Indicates the supported L1 cache line maintenance operations by set/way, for a unified cache implementation:

- 0x0: None supported.

**L1HvdSW, [11:8]**

Indicates the supported L1 cache line maintenance operations by set/way, for a Harvard cache implementation:

- 0x0: None supported.

**L1UniVA, [7:4]**

Indicates the supported L1 cache line maintenance operations by VA, for a unified cache implementation:

- 0x0: None supported.

**L1HvdVA, [3:0]**
Indicates the supported L1 cache line maintenance operations by VA, for a Harvard cache implementation:

\[ 0x0 \quad \text{None supported.} \]

**Configurations**

ID_MMFR1 is architecturally mapped to AArch64 register ID_MMFR1_EL1. See [B2.75 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 on page B2-411](#).

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_MMFR0, ID_MMFR2, ID_MMFR3, and ID_MMFR4. See:

- [B1.68 ID_MMFR0, Memory Model Feature Register 0 on page B1-231](#).
- [B1.70 ID_MMFR2, Memory Model Feature Register 2 on page B1-235](#).
- [B1.71 ID_MMFR3, Memory Model Feature Register 3 on page B1-237](#).
- [B1.72 ID_MMFR4, Memory Model Feature Register 4 on page B1-239](#).

Bit fields and details not provided in this description are architecturally defined. See the [Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile](#).
**B1.70 ID_MMFR2, Memory Model Feature Register 2**

The ID_MMFR2 provides information about the implemented memory model and memory management support in AArch32.

**Bit field descriptions**

ID_MMFR2 is a 32-bit register, and is part of the Identification registers functional group.

This register is Read Only.

```
<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>HWAccFlg</td>
<td>WFIStall</td>
<td>MemBarr</td>
<td>UniTLB</td>
<td>HvdTLB</td>
<td>LL1HvdRng</td>
<td>L1HvdBG</td>
<td>L1HvdFG</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Figure B1-55 ID_MMFR2 bit assignments**

**HWAccFlg, [31:28]**

Hardware Access Flag. Indicates support for a Hardware Access flag, as part of the VMSAv7 implementation:

- 0x0 Not supported.

**WFIStall, [27:24]**

Wait For Interrupt Stall. Indicates the support for *Wait For Interrupt* (WFI) stalling:

- 0x1 Support for WFI stalling.

**MemBarr, [23:20]**

Memory Barrier. Indicates the supported CP15 memory barrier operations:

- 0x2 Supported CP15 memory barrier operations are:
  - *Data Synchronization Barrier* (DSB).
  - *Instruction Synchronization Barrier* (ISB).
  - *Data Memory Barrier* (DMB).

**UniTLB, [19:16]**

Unified TLB. Indicates the supported TLB maintenance operations, for a unified TLB implementation:

- 0x6 Supported unified TLB maintenance operations are:
  - Invalidate all entries in the TLB.
  - Invalidate TLB entry by VA.
  - Invalidate TLB entries by ASID match.
  - Invalidate instruction TLB and data TLB entries by VA All ASID. This is a shared unified TLB operation.
  - Invalidate Hyp mode unified TLB entry by VA.
  - Invalidate entire Non-secure PL1 and PL0 unified TLB.
  - Invalidate entire Hyp mode unified TLB.
  - TLBIMVALIS, TLBIMVAALIS, TLBIMVALHIS, TLBIMVAL, TLBIMVAAL, and TLBIMVALH.
  - TLBIIPAS2IS, TLBIIPAS2LIS, TLBIIPAS2, and TLBIIPAS2L.

**HvdTLB, [15:12]**

Harvard TLB. Indicates the supported TLB maintenance operations, for a Harvard TLB implementation:

- 0x0 Not supported.
LL1HvdRng, [11:8]

L1 Harvard cache Range. Indicates the supported L1 cache maintenance range operations, for a Harvard cache implementation:

0x0 Not supported.

L1HvdBG, [7:4]

L1 Harvard cache Background fetch. Indicates the supported L1 cache background prefetch operations, for a Harvard cache implementation:

0x0 Not supported.

L1HvdFG, [3:0]

L1 Harvard cache Foreground fetch. Indicates the supported L1 cache foreground prefetch operations, for a Harvard cache implementation:

0x0 Not supported.

Configurations

ID_MMFR2 is architecturally mapped to AArch64 register ID_MMFR2_EL1. See B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 on page B2-413.

There is one copy of this register that is used in both Secure and Non-secure states. Must be interpreted with ID_MMFR0, ID_MMFR1, ID_MMFR3, and ID_MMFR4. See:

• B1.68 ID_MMFR0, Memory Model Feature Register 0 on page B1-231.
• B1.69 ID_MMFR1, Memory Model Feature Register 1 on page B1-233.
• B1.71 ID_MMFR3, Memory Model Feature Register 3 on page B1-237.
• B1.72 ID_MMFR4, Memory Model Feature Register 4 on page B1-239.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.71 ID_MMFR3, Memory Model Feature Register 3

The ID_MMFR3 provides information about the memory model and memory management support in AArch32.

Bit field descriptions

ID_MMFR3 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:28</td>
<td>Supersec</td>
<td>0x0</td>
<td>Supersections supported.</td>
</tr>
<tr>
<td>27:24</td>
<td>CMemSz</td>
<td>0x2</td>
<td>1TByte, corresponding to a 40-bit physical address range.</td>
</tr>
<tr>
<td>23:20</td>
<td>CohWalk</td>
<td>0x1</td>
<td>Updates to the translation tables do not require a clean to the point of unification to ensure visibility by subsequent translation table walks.</td>
</tr>
<tr>
<td>19:16</td>
<td>PAN</td>
<td>0x2</td>
<td>Privileged Access Never. Indicates support for the PAN bit in CPSR, SPSR, and DSPSR in AArch32.</td>
</tr>
<tr>
<td>15:12</td>
<td>MaintBcst</td>
<td>0x2</td>
<td>Supported branch predictor maintenance operations are:</td>
</tr>
<tr>
<td>11:8</td>
<td>BPMaint</td>
<td>0x2</td>
<td>Branch predictor maintenance. Indicates the supported branch predictor maintenance operations.</td>
</tr>
<tr>
<td>7:4</td>
<td>CMaintSW</td>
<td></td>
<td>Branch predictor maintenance. Indicates the supported branch predictor maintenance operations.</td>
</tr>
<tr>
<td>3:0</td>
<td>CMaintVA</td>
<td></td>
<td>Branch predictor maintenance. Indicates the supported branch predictor maintenance operations.</td>
</tr>
</tbody>
</table>

Figure B1-56 ID_MMFR3 bit assignments
Cache maintenance by set/way. Indicates the supported cache maintenance operations by set/way.

0x1 Supported hierarchical cache maintenance operations by set/way are:
  • Invalidate data cache by set/way.
  • Clean data cache by set/way.
  • Clean and invalidate data cache by set/way.

CMaintVA, [3:0]

Cache maintenance by VA. Indicates the supported cache maintenance operations by VA.

0x1 Supported hierarchical cache maintenance operations by VA are:
  • Invalidate data cache by VA.
  • Clean data cache by VA.
  • Clean and invalidate data cache by VA.
  • Invalidate instruction cache by VA.
  • Invalidate all instruction cache entries.

Configurations

ID_MMFR3 is architecturally mapped to AArch64 register ID_MMFR3_EL1. See B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415.

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_MMFR0, ID_MMFR1, ID_MMFR2, and ID_MMFR4. See:
  • B1.68 ID_MMFR0, Memory Model Feature Register 0 on page B1-231.
  • B1.69 ID_MMFR1, Memory Model Feature Register 1 on page B1-233.
  • B1.70 ID_MMFR2, Memory Model Feature Register 2 on page B1-235.
  • B1.72 ID_MMFR4, Memory Model Feature Register 4 on page B1-239.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.72  ID_MMFR4, Memory Model Feature Register 4

The ID_MMFR4 provides information about the memory model and memory management support in AArch32.

**Bit field descriptions**

ID_MMFR4 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAZ</td>
<td>Read-as-zero.</td>
<td></td>
</tr>
<tr>
<td>LSM</td>
<td>Load/Store Multiple. Indicates whether adjacent loads or stores can be combined. The value is:</td>
<td>0x0 LSMAOE and nTLSMD bit not supported.</td>
</tr>
<tr>
<td>HD</td>
<td>Hierarchical Disables. Enables an operating system or hypervisor to hand over up to 4 bits of the last level page table descriptor (bits[62:59] of the page table entry) for use by hardware for IMPLEMENTATION DEFINED usage. The value is:</td>
<td>0x2 Hierarchical Permission Disables and Hardware allocation of bits[62:59] supported.</td>
</tr>
<tr>
<td>CNP</td>
<td>Common Not Private. Indicates support for selective sharing of TLB entries across multiple cores. The value is:</td>
<td>0x1 CnP bit supported.</td>
</tr>
<tr>
<td>XNX</td>
<td>Execute Never. Indicates whether the stage 2 translation tables allows the stage 2 control of whether memory is executable at EL1 independent of whether memory is executable at EL0. The value is:</td>
<td>0x1 EL0/EL1 execute control distinction at stage2 bit supported.</td>
</tr>
<tr>
<td>AC2</td>
<td>Indicates the extension of the ACTLR and HACTLR registers using ACTLR2 and HACTLR2. The value is:</td>
<td>0x1 ACTLR2 and HACTLR2 are implemented.</td>
</tr>
<tr>
<td>SpecSEI</td>
<td>Describes whether the core can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches. The value is:</td>
<td>0x0 The core never generates an SError interrupt due to an external abort on a speculative read.</td>
</tr>
</tbody>
</table>
Configurations

ID_MMFR4 is architecturally mapped to AArch64 register ID_MMFR4_EL1. See
B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 on page B2-417.

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_MMFR0, ID_MMFR1, ID_MMFR2, and ID_MMFR3. See:

- B1.68 ID_MMFR0, Memory Model Feature Register 0 on page B1-231.
- B1.69 ID_MMFR1, Memory Model Feature Register 1 on page B1-233.
- B1.70 ID_MMFR2, Memory Model Feature Register 2 on page B1-235.
- B1.71 ID_MMFR3, Memory Model Feature Register 3 on page B1-237.

Bit fields and details not provided in this description are architecturally defined. See the Arm®
B1.73 ID_PFR0, Processor Feature Register 0

The ID_PFR0 provides top-level information about the instruction sets supported by the core in AArch32.

**Bit field descriptions**

ID_PFR0 is a 32-bit register, and must be interpreted with ID_PFR1. It is part of the Identification registers functional group.

This register is Read Only.

![ID_PFR0 bit assignments](image)

**RAS, [31:28]**

RAS extension version. The value is:

- 0x1 Version 1 of the RAS extension is present.

**RES0, [27:16]**

RES0 Reserved.

**State3, [15:12]**

Indicates support for *Thumb Execution Environment* (T32EE) instruction set. This value is:

- 0x0 Core does not support the T32EE instruction set.

**State2, [11:8]**

Indicates support for Jazelle. This value is:

- 0x1 Core supports trivial implementation of Jazelle.

**State1, [7:4]**

Indicates support for T32 instruction set. This value is:

- 0x3 Core supports T32 encoding after the introduction of Thumb-2 technology, and for all 16-bit and 32-bit T32 basic instructions.

**State0, [3:0]**

Indicates support for A32 instruction set. This value is:

- 0x1 A32 instruction set implemented.

**Configurations**

ID_PFR0 is architecturally mapped to AArch64 register ID_PFR0_EL1. See *B2.79 ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1* on page B2-419.

There is one copy of this register that is used in both Secure and Non-secure states.
Bit fields and details not provided in this description are architecturally defined. See the *Arm*®
B1.74 ID_PFR1, Processor Feature Register 1

The ID_PFR1 provides information about the programmers model and architecture extensions supported by the core.

Bit field descriptions

ID_PFR1 is a 32-bit register, and must be interpreted with ID_PFR0. It is part of the Identification registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>GIC CPU</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**RES0**

**Figure B1-59 ID_PFR1 bit assignments**

**GIC CPU, [31:28]**

GIC CPU support:

- 0x0 GIC CPU interface is disabled, **GICCDISABLE** is HIGH.
- 0x1 GIC CPU interface is enabled, **GICCDISABLE** is LOW.

**RES0, [27:20]**

RES0 Reserved.

**GenTimer, [19:16]**

Generic Timer support:

- 0x1 Generic Timer is implemented.

**Virtualization, [15:12]**

Indicates support for Virtualization:

- 0x1 The following Virtualization is implemented:
  - The SCR.SIF bit.
  - The modifications to the SCR.AW and SCR.FW bits described in the Virtualization Extensions.
  - The MSR (Banked register) and MRS (Banked register) instructions.
  - The ERET instruction.
  - EL2, Hyp mode, the HVC instruction implemented.

**MProgMod, [11:8]**

M profile programmers model support:

- 0x0 Not supported.

**Security, [7:4]**

Security support:
0x1 The following Security items are implemented:
- The VBAR register.
- The TTBCR.PD0 and TTBCR.PD1 bits.
- The ability to access Secure or Non-secure physical memory is supported.
- EL3, Monitor mode, the SMC instruction implemented.

**ProgMod, [3:0]**

Indicates support for the standard programmers model for Armv4 and later.

Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined and System modes:

0x1 Supported.

**Configurations**

ID_PFR1 is architecturally mapped to AArch64 register ID_PFR1_EL1. See
B2.80 ID_PFR1_EL1, AArch32 Processor Feature Register 1, EL1 on page B2-421.

There is one copy of this register that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*®
B1.75  IFSR, Instruction Fault Status Register

The IFSR holds status information about the last instruction fault.

Bit field descriptions

IFSR is a 32-bit register, and is part of the Exception and fault handling registers functional group.

There are two formats for this register. The current translation table format determines which format of the register is used.

•  B1.75.1 IFSR with Short-descriptor translation table format on page B1-245.
•  B1.75.2 IFSR with Long-descriptor translation table format on page B1-245.

Configurations

IFSR (NS) is architecturally mapped to AArch64 register IFSR32_EL2. See B2.82 IFSR32_EL2, Instruction Fault Status Register, EL2 on page B2-424.

If EL3 is using AArch32, there are separate Secure and Non-secure instances of this register.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

This section contains the following subsections:

•  B1.75.1 IFSR with Short-descriptor translation table format on page B1-245.
•  B1.75.2 IFSR with Long-descriptor translation table format on page B1-245.

B1.75.1  IFSR with Short-descriptor translation table format

IFSR has a specific format when using the Short-descriptor translation table format.

The following figure shows the IFSR bit assignments when using the Short-descriptor translation table format.

When TTBCR.EAE==0:

ExT, [12]

External abort type.

Read as zero.

For aborts other than external aborts, this bit always returns 0.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

B1.75.2  IFSR with Long-descriptor translation table format

IFSR has a specific format when using the Long-descriptor translation table format.

The following figure shows the IFSR bit assignments when using the Long-descriptor translation table format.
When TTBCR.EAE==1:

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>17 16</th>
<th>15</th>
<th>13 12</th>
<th>11 10</th>
<th>9</th>
<th>8</th>
<th>6 5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ExT, [12]

External abort type.

Read as zero.

For aborts other than external aborts, this bit always returns 0.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B1.76 MIDR, Main ID Register

The MIDR provides identification information for the core, including an implementer code for the device and a device ID number.

**Bit field descriptions**

MIDR is a 32-bit register, and is part of the Identification registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>31</th>
<th>24:23</th>
<th>20:19</th>
<th>16:15</th>
<th>4:3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implementer</td>
<td>Variant</td>
<td>Architecture</td>
<td>PartNum</td>
<td>Revision</td>
<td></td>
</tr>
</tbody>
</table>

**Implementer, [31:24]**

Indicates the implementer code. This value is:

0x41 ASCII character 'A' - implementer is Arm Limited.

**Variant, [23:20]**

Indicates the variant number of the core. This is the major revision number $n$ in the $rnpm$ description of the product revision status. This value is:

0x2 $r2p0$.

**Architecture, [19:16]**

Indicates the architecture code. This value is:

0xF Defined by ID registers.

**PartNum, [15:4]**

Indicates the primary part number. This value is:

0x005 Cortex-A55 core.

**Revision, [3:0]**

Indicates the minor revision number of the core. This is the minor revision number $m$ in the $pm$ part of the $rnpm$ description of the product revision status. This value is:

0x0 $r2p0$.

**Configurations**

MIDR is:

- Architecturally mapped to the AArch64 MIDR_EL1 register. See B2.89 MIDR_EL1, Main ID Register, EL1 on page B2-433.
- Architecturally mapped to external MIDR_EL1 register.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.77 MPIDR, Multiprocessor Affinity Register

The MPIDR provides an additional core identification mechanism for scheduling purposes in a cluster. EDDEVAFF0 is a read-only copy of MPIDR accessible from the external debug interface.

**Bit field descriptions**

MPIDR is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

![MPIDR bit assignments](image)

**RES1, [31]**

RES1.

**U, [30]**

Indicates a uniprocessor system, as distinct from core 0 in a multiprocessor system. This value is:

0b0 Core is part of a multiprocessor system.

**RES0, [29:25]**

RES0 Reserved.

**MT, [24]**

Indicates whether the lowest level of affinity consists of logical cores that are implemented using a multi-threading type approach. This value is:

0b1 Affinity 0 represents threads. However, Cortex-A55 is not multithreaded and so affinity 0 will always be zero. This allows consistency when in a system with other cores that are multithreaded.

**Aff2, [23:16]**

Affinity level 2. This level of affinity identifies different clusters within the system. The value in this field is equal to the value present on the CLUSTERIDFAFF2 configuration signal.

**Aff1, [15:8]**

Affinity level 1. This level of affinity identifies individual cores within the local DynamIQ cluster. The value can range from 0x00 for core 0, to 0x07 for core 7.

**Aff0, [7:0]**

Affinity level 0. The level identifies individual threads within a multi-threaded core. The Cortex-A55 core is single-threaded, so this field has the value 0x00.
Configurations

The MPIDR is:

- Architecturally mapped to the AArch64 MPIDR_EL1[31:0] register. See B2.90 MPIDR_EL1, Multiprocessor Affinity Register, EL1 on page B2-434.
- Mapped to external EDDEVAFF0 register.

There is one copy of this register that is used in both Secure and Non-secure states.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
**B1.78 PAR, Physical Address Register**

The PAR returns the *output address* (OA) from an address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.

**Configuration Details**

PAR is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits[31:0] and do not modify bits[63:32].

PAR is part of the Address translation instructions functional group.

**Configurations**

AArch32 System register PAR is architecturally mapped to AArch64 System register PAR_EL1. See [B2.91 PAR_EL1, Physical Address Register, EL1 on page B2-436](#).

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

This section contains the following subsections:

- B1.78.1 PAR with Short-descriptor translation table format on page B1-250.
- B1.78.2 PAR with Long-descriptor translation table format on page B1-252.

**B1.78.1 PAR with Short-descriptor translation table format**

PAR details when the PE is using the Short-descriptor translation table format.

**F, [0]**

Indicates whether the instruction performed a successful address translation.

0 Address translation completed successfully.

1 Address translation aborted.

**Bit field descriptions, PAR.F is 0**

The following figure shows the PAR bit assignments when PAR.F is 0.

![Figure B1-64 PAR bit assignments, PAR.F is 0](image-url)

**PA, [31:12]**

Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[31:12].

**LPAE, [11]**

0 Short-descriptor translation table format used. This means that the PAR returned a 32-bit value.

**NOS, [10]**
Not Outer Shareable. When the returned value of PAR.SH is 1, indicates the Shareability attribute for the physical memory region:

\[\text{PAR.SH} = 0\] Memory region is Outer Shareable.
\[\text{PAR.SH} = 1\] Memory region is Inner Shareable.

**NS, [9]**

Non-secure. The NS attribute for a translation table entry from a Secure translation regime. For a result from a Secure translation regime, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits effect the translation.

**IMP DEF, [8]**

IMPLEMENTATION DEFINED. Bit[8] is res0. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.

**SH, [7]**

Shareability. Indicates whether the physical memory region is Non-shareable:

\[\text{PAR.SH} = 0\] Memory is Non-shareable.
\[\text{PAR.SH} = 1\] Memory is shareable, and PAR.NOS indicates whether the region is Outer Shareable or Inner Shareable.

**Inner[2:0], [6:4]**

Inner cacheability attribute for the region. Permitted values are:

\[\text{PAR.Inner} = 000\] Non-cacheable.
\[\text{PAR.Inner} = 001\] Device-nGnRnE.
\[\text{PAR.Inner} = 011\] Device-nGnRE.
\[\text{PAR.Inner} = 101\] Write-Back, Write-Allocate.
\[\text{PAR.Inner} = 110\] Write-Through.
\[\text{PAR.Inner} = 111\] Write-Back, no Write-Allocate.

The values 010 and 100 are reserved.

**Outer[1:0], [3:2]**

\[\text{PAR.Outer} = 00\] Non-cacheable.
\[\text{PAR.Outer} = 01\] Write-Back, Write-Allocate.
\[\text{PAR.Outer} = 10\] Write-Through, no Write-Allocate.
\[\text{PAR.Outer} = 11\] Write-Back, no Write-Allocate.

**SS, [1]**

Supersection. Used to indicate if the result is a Supersection:

\[\text{PAR.SS} = 0\] Result is not a Supersection. PAR[31:12] contains OA[31:12].
\[\text{PAR.SS} = 1\] Result is a Supersection, and:

- PAR[15:12] contains 0b0000.

If an implementation supports less than 40 bits of physical address, the bits in the PAR field that correspond to physical address bits that are not implemented are unknown.

**F, [0]**
Indicates whether the instruction performed a successful address translation.

0 Address translation completed successfully.

**Bit field descriptions, PAR.F is 1**

The following figure shows the PAR bit assignments when PAR.F is 1.

![Figure B1-65 PAR bit assignments, PAR.F is 1](image)

RES0, [31:12]

RES0 Reserved.


0 Short-descriptor translation table format used. This means that the PAR returned a 32-bit value.

RES0, [10:7]

RES0 Reserved.

FS, [6:1]

Fault status bits. Bits [12,10,3:0] from the DFSR, indicating the source of the abort.

F, [0]

Indicates whether the instruction performed a successful address translation.

0 Address translation completed successfully.

1 Address translation aborted.

**B1.78.2 PAR with Long-descriptor translation table format**

PAR details when the PE is using the Long-descriptor translation table format.

F, [0]

Indicates whether the instruction performed a successful address translation.

0 Address translation completed successfully.

1 Address translation aborted.

**Bit field descriptions, PAR.F is 0**

The following figure shows the PAR bit assignments when PAR.F is 0.
Figure B1-66 PAR bit assignments, PAR.F is 0

ATR, [63:56]
Memory attributes for the returned output address. This field uses the same encoding as the Attr<\text{n}> fields in MAIR0 and MAIR1.

RES0, [55:40]
\texttt{RES0} Reserved.

PA, [39:12]
Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[31:12].

1 Long-descriptor translation table format used. This means that the PAR returned a 64-bit value.

IMP DEF, [10]
IMPLEMENTATION DEFINED.

NS, [9]
Non-secure. The NS attribute for a translation table entry from a Secure translation regime.

For a result from a Secure translation regime, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits effect the translation.

For a result from a Non-secure translation regime, this bit is UNKNOWN.

SH, [8:7]
Shareability attribute, for the returned output address. Permitted values are:
\texttt{00} Non-shareable.
\texttt{10} Outer Shareable.
\texttt{11} Inner Shareable.

The value 01 is reserved.

RES0, [6:1]
\texttt{RES0} Reserved.

F, [0]
Indicates whether the instruction performed a successful address translation.
\texttt{0} Address translation completed successfully.
Bit field descriptions, PAR.F is 1

The following figure shows the PAR bit assignments when PAR.F is 1.

---

RES0, [63:12]
RES0 Reserved.

1 Long-descriptor translation table format used. This means the PAR returned a 64-bit value.

RES0, [10]
RES0 Reserved.

FSTAGE, [9]
Indicates the translation stage at which the translation aborted:
0 Translation aborted because of a fault in the stage 1 translation.
1 Translation aborted because of a fault in the stage 2 translation.

S2WLK, [8]
If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.

RES0, [7]
RES0 Reserved.

FST, [6:1]
Fault status field. Values are as in the DFSR.STATUS and IFSR.STATUS fields when using the Long-descriptor translation table format.

F, [0]
Indicates whether the instruction performed a successful address translation.
1 Address translation aborted.
B1.79 REVIDR, Revision ID Register

The REVIDR provides revision information, additional to that in the MIDR, which identifies minor fixes (errata) which may be present in a specific implementation of the Cortex-A55 core.

Bit field descriptions

REVIDR is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

**IMPLEMENTATION DEFINED**

**IMPLEMENTATION DEFINED, [31:0]**

IMPLEMENTATION DEFINED.

Configurations

AArch32 System register REVIDR is architecturally mapped to AArch64 System register REVIDR_EL1. See B2.92 REVIDR_EL1, Revision ID Register, EL1 on page B2-437.

There is one instance of this register that is used in both Secure and Non-secure states.
B1.80 SCR, Secure Configuration Register

The SCR defines the configuration of the current Security state when EL3 is implemented and can use AArch32.

It specifies:
- The Security state, either Secure or Non-secure.
- What mode the core branches to if an IRQ, FIQ, or External Abort occurs.
- Whether the CPSR.F or CPSR.A bits can be modified when SCR.NS==1.

**Bit field descriptions**

SCR is a 32-bit register.

This register resets to value 0x00000000.

**Configurations**

This register is only accessible in Secure state.

AArch32 System register SCR can be mapped to AArch64 System register SCR_EL3, but this is not architecturally mandated.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
## B1.81 SCTLR, System Control Register

The SCTLR provides the top-level control of the system, including its memory system.

### Bit field descriptions

SCTLR is a 32-bit register, and is part of the Other system control registers functional group.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Value on reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>TE</td>
<td>T32 Exception enable. This field resets to a value determined by the input configuration signal <code>cfgte_i</code>.</td>
</tr>
<tr>
<td>29</td>
<td>AFE</td>
<td>Access Flag Enable. This field resets to 0.</td>
</tr>
<tr>
<td>28</td>
<td>TRE</td>
<td>TEX remap enable. This field resets to 0.</td>
</tr>
<tr>
<td>25</td>
<td>EE</td>
<td>Exception Endianness bit. This field resets to a value determined by the input configuration signal <code>cfgend_i</code>.</td>
</tr>
<tr>
<td>23</td>
<td>SPAN</td>
<td>This field resets to 1.</td>
</tr>
<tr>
<td>20</td>
<td>UWXN</td>
<td>Unprivileged write permission implies PL1 XN (Execute-never). This field resets to 0.</td>
</tr>
<tr>
<td>19</td>
<td>WXN</td>
<td>Write permission implies XN (Execute-never). This field resets to 0.</td>
</tr>
<tr>
<td>18</td>
<td>nTWE</td>
<td>Traps PL0 execution of WFE instructions to Undefined mode. This field resets to 1.</td>
</tr>
</tbody>
</table>

![SCTLR bit assignments](image)

---

**Figure B1-70** SCTLR bit assignments
nTWI, [16]
Traps PL0 execution of WFI instructions to Undefined mode.
This field resets to 1.

V, [13]
Vectors bit.
This field resets to a value determined by the input configuration signal \texttt{vinithi_i}.

I, [12]
Instruction access Cacheability control, for accesses at EL1 and EL0.
This field resets to 0.

SED, [8]
SETEND instruction disable. Disables SETEND instructions at PL0 and PL1:
\begin{itemize}
  \item 0 \ SETEND instruction execution is enabled at PL0 and PL1.
  \item 1 \ SETEND instructions are \texttt{UNDEFINED} at PL0 and PL1.
\end{itemize}
This field resets to 0.

ITD, [7]
\begin{itemize}
  \item \texttt{RES0} All IT instruction functionality is always implemented in PL0, PL1 and enabled at PL2.
\end{itemize}

UNK, [6]
Writes to this bit are \texttt{IGNORED}. Reads of this bit return an \texttt{UNKNOWN} value.

CP15BEN, [5]
System instruction memory barrier enable. Enables accesses to the DMB, DSB, and ISB System instructions in the (coproc==1111) encoding space from PL1 and PL0.
\begin{itemize}
  \item 0 \ PL0 and PL1 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is \texttt{UNDEFINED}.
  \item 1 \ PL0 and PL1 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled.
\end{itemize}
This field resets to 1.

LSMAOE, [4]
Load/Store Multiple Atomicity and Ordering Enable.
\begin{itemize}
  \item \texttt{RES1} This bit is not controllable. The ordering and interrupt behavior of Load/Store Multiple is as defined for Armv8-A.
\end{itemize}

nTLSMD, [3]
no Trap Load/Store Multiple to Device-nGRE/Device-nGnRE/Device-nGnRnE memory.
\begin{itemize}
  \item \texttt{RES1} This bit is not controllable. Load/Store Multiple to memory marked at stage1 as Device-nGRE/Device-nGnRE/Device-nGnRnE memory does not generate a stage 1 alignment fault as a result of this mechanism.
\end{itemize}

C, [2]
Cacheability control, for data accesses at EL1 and EL0.
This field resets to 0.
A, [1]
Alignment check enable.
This field resets to 0.

M, [0]
MMU enable for EL1 and EL0 stage 1 address translation.
This field resets to 0.

Configurations

SCTLR (NS) is architecturally mapped to AArch64 register SCTLR_EL1. See
B2.94 SCTLR_EL1, System Control Register, EL1 on page B2-439.

If EL3 is using AArch32, there are separate Secure and Non-secure instances of this register.

Bit fields and details not provided in this description are architecturally defined. See the Arm®
B1.82 SDCR, Secure Debug Control Register

The SDCR Controls debug and performance monitors functionality in Secure state.

**Bit field descriptions**

SDCR is a 32-bit register, and is part of:
- The Debug registers functional group.
- The Security registers functional group.

![SDCR bit assignments](image)

**EPMAD, [21]**

External debugger access to Performance Monitors registers disabled. This disables access to these registers by an external debugger:

- **0b0** Access to Performance Monitors registers from external debugger is permitted. This is the reset value.
- **0b1** Access to Performance Monitors registers from external debugger is disabled, unless overridden by authentication interface.

**EDAD, [20]**

External debugger access to breakpoint and watchpoint registers disabled. This disables access to these registers by an external debugger:

- **0b0** Access to breakpoint and watchpoint registers from external debugger is permitted. This is the reset value.
- **0b1** Access to breakpoint and watchpoint registers from external debugger is disabled, unless overridden by authentication interface.

**SPME, [17]**

Secure performance monitors enable. This allows event counting in Secure state:

- **0b0** Event counting prohibited in Secure state. This is the reset value.
- **0b1** Event counting allowed in Secure state.

**SPD, [15:14]**

AArch32 Secure privileged debug. Enables or disables debug exceptions from Secure state, other than Breakpoint Instruction exceptions. Valid values for this field are:

- **0b00** Legacy mode. Debug exceptions from Secure EL1 are enabled by the authentication interface. This is the reset value.
- **0b10** Secure privileged debug disabled. Debug exceptions from Secure EL1 are disabled.
- **0b11** Secure privileged debug enabled. Debug exceptions from Secure EL1 are enabled.
Configurations

SDCR is mapped to AArch64 register MDCR_EL3. See B2.88 MDCR_EL3, Monitor Debug Configuration Register, EL3 on page B2-431.

The SDCR is only accessible in Secure state.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.83 TTBCR, Translation Table Base Control Register

The TTBCR determines which of the translation table base registers defines the base address for a translation table walk required for the stage 1 translation of a memory access from any mode other than Hyp mode.

Also controls the translation table format and, when using the Long-descriptor translation table format, holds cacheability and shareability information.

Bit field descriptions

TTBCR is a 32-bit register, and is part of the Virtual memory control registers functional group.

There are two formats for this register. TTBCR.EAE determines which format of the register is used.

- **B1.83.1 TTBCR with Short-descriptor translation table format** on page B1-262.
- **B1.83.2 TTBCR with Long-descriptor translation table format** on page B1-263.

Configurations

TTBCR (NS) is architecturally mapped to AArch64 register TCR_EL1[31:0]. See [B2.97 TCR_EL1, Translation Control Register, EL1 on page B2-442.](#)

TTBCR (S) is architecturally mapped to AArch64 register TCR_EL3[31:0]. See [B2.99 TCR_EL3, Translation Control Register, EL3 on page B2-448.](#)

If EL3 is using AArch32, there are separate Secure and Non-secure instances of this register.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

This section contains the following subsections:

- **B1.83.1 TTBCR with Short-descriptor translation table format** on page B1-262.
- **B1.83.2 TTBCR with Long-descriptor translation table format** on page B1-263.

### B1.83.1 TTBCR with Short-descriptor translation table format

TTBCR has a specific format when using the Short-descriptor translation table format. TTBCR.EAE determines which format of the register is in use.

The following figure shows the TTBCR bit assignments when TTBCR.EAE is 0.

![Figure B1-72 TTBCR bit assignments, TTBCR.EAE is 0](image)

**EAE, [31]**

Extended Address Enable.

0b0 Use the 32-bit translation system, with the Short-descriptor translation table format.

**RES0, [30:6]**

RES0 Reserved.

**PD1, [5]**
Translation table walk disable for translations using TTBR1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1. The possible values are:

0b0  Perform translation table walks using TTBR1.
0b1  A TLB miss on an address that is translated using TTBR1 generates a Translation fault. No translation table walk is performed.

PD0, [4]
Translation table walk disable for translations using TTBR0. This bit controls whether a translation table walk is performed on a TLB miss for an address that is translated using TTBR0. The possible values are:

0b0  Perform translation table walks using TTBR0.
0b1  A TLB miss on an address that is translated using TTBR0 generates a Translation fault. No translation table walk is performed.

RES0, [3]
RES0  Reserved.

N, [2:0]
Indicate the width of the base address held in TTBR0. In TTBR0, the base address field is bits[31:14-N]. The value of N also determines:

• Whether TTBR0 or TTBR1 is used as the base address for translation table walks.
• The size of the translation table pointed to by TTBR0.

N can take any value from 0 to 7, that is, from 0b000 to 0b111.

When N has its reset value of 0, the translation table base is compatible with Armv5 and Armv6. Resets to 0.

B1.83.2  TTBCR with Long-descriptor translation table format
TTBCR has a specific format when using the Long-descriptor translation table format. TTBCR.EAE determines which format of the register is in use.

The following figure shows the TTBCR bit assignments when TTBCR.EAE is 1.

![TTBCR bit assignments, TTBCR.EAE is 1](image)

EAE, [31]
Extended Address Enable:

0b1  Use the VMSAv8-32 translation system, with the Long-descriptor translation table format.

RES0, [30]
RES0  Reserved.
SH1, [29:28]

Shareability attribute for memory associated with translation table walks using TTBR1:

- 0b00  Non-shareable.
- 0b10  Outer Shareable.
- 0b11  Inner Shareable.

Other values are reserved.
Resets to 0.

ORGN1, [27:26]

Outer cacheability attribute for memory associated with translation table walks using TTBR1:

- 0b00  Normal memory, Outer Non-cacheable.
- 0b01  Normal memory, Outer Write-Back Write-Allocate Cacheable.
- 0b10  Normal memory, Outer Write-Through Cacheable.
- 0b11  Normal memory, Outer Write-Back no Write-Allocate Cacheable.

Resets to 0.

IRGN1, [25:24]

Inner cacheability attribute for memory associated with translation table walks using TTBR1:

- 0b00  Normal memory, Inner Non-cacheable.
- 0b01  Normal memory, Inner Write-Back Write-Allocate Cacheable.
- 0b10  Normal memory, Inner Write-Through Cacheable.
- 0b11  Normal memory, Inner Write-Back no Write-Allocate Cacheable.

Resets to 0.

EPD1, [23]

Translation table walk disable for translations using TTBR1. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1:

- 0b0  Perform translation table walks using TTBR1.
- 0b1  A TLB miss on an address that is translated using TTBR1 generates a Translation fault. No translation table walk is performed.

A1, [22]

Selects whether TTBR0 or TTBR1 defines the ASID:

- 0b0  TTBR0.ASID defines the ASID.
- 0b1  TTBR1.ASID defines the ASID.

RES0, [21:19]

- RES0  Reserved.

T1SZ, [18:16]

The size offset of the memory region addressed by TTBR1. The region size is $2^{32-T1SZ}$ bytes.
Resets to 0.

RES0, [15:14]

- RES0  Reserved.
**SH0, [13:12]**
Shareability attribute for memory associated with translation table walks using TTBR0:

- 0b00: Non-shareable.
- 0b10: Outer Shareable.
- 0b11: Inner Shareable.

Other values are reserved.
Resets to 0.

**ORGN0, [11:10]**
Outer cacheability attribute for memory associated with translation table walks using TTBR0:

- 0b00: Normal memory, Outer Non-cacheable.
- 0b01: Normal memory, Outer Write-Back Write-Allocate Cacheable.
- 0b10: Normal memory, Outer Write-Through Cacheable.
- 0b11: Normal memory, Outer Write-Back no Write-Allocate Cacheable.

Resets to 0.

**IRGN0, [9:8]**
Inner cacheability attribute for memory associated with translation table walks using TTBR0:

- 0b00: Normal memory, Inner Non-cacheable.
- 0b01: Normal memory, Inner Write-Back Write-Allocate Cacheable.
- 0b10: Normal memory, Inner Write-Through Cacheable.
- 0b11: Normal memory, Inner Write-Back no Write-Allocate Cacheable.

Resets to 0.

**EPD0, [7]**
Translation table walk disable for translations using TTBR0. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR0:

- 0b0: Perform translation table walks using TTBR0.
- 0b1: A TLB miss on an address that is translated using TTBR0 generates a Translation fault. No translation table walk is performed.

**RES0, [6:3]**
Reserved.

**T0SZ, [2:0]**
The size offset of the memory region addressed by TTBR0. The region size is $2^{32-T0SZ}$ bytes.
Resets to 0.
B1.84 TTBCR2, Translation Table Base Control Register 2

The TTBCR2 indicates the hierarchical permission disable and the page based hardware attributes.

Bit field descriptions

TTBCR2 is a 32-bit register, and is part of the Virtual memory control registers functional group.

\[ \begin{array}{cccccccccccccccc}
\hline
\text{HWU162} & \text{HWU161} & \text{HWU160} & \text{HWU159} & \text{HWU062} & \text{HWU061} & \text{HWU060} & \text{HWU059} & \text{RES}0 & \text{RES}1 & \text{RES}2 & \text{RES}3 & \text{RES}4 & \text{RES}5 & \text{RES}6 & \text{RES}7 & \text{RES}8 & \text{RES}9 & \text{RES}10 & \text{RES}11 & \text{RES}12 & \text{RES}13 & \text{RES}14 & \text{RES}15 & \text{RES}16 & \text{RES}17 & \text{RES}18 & \text{RES}19 & \text{RES}20 & \text{RES}21 & \text{RES}22 & \text{RES}23 & \text{RES}24 & \text{RES}25 & \text{RES}26 & \text{RES}27 & \text{RES}28 & \text{RES}29 & \text{RES}30 & \text{RES}31 \\
\hline
\end{array} \]

Figure B1-74 TTBCR2 bit assignments

RES0, [31:19]

RES0  Reserved.

HWU162, [18]

Indicates implementation defined hardware use of bit[62] of the stage1 translation table block or level 3 entry. The possible values are:

0  The associated stage 1 translation table entry bit cannot be interpreted by hardware for an implementation defined purpose.

1  The associated stage 1 translation table entry bit can be interpreted by hardware for an implementation defined purpose if the associated TTBCR2.HPD1 ==1.

HWU161, [17]

Indicates implementation defined hardware use of bit[61] of the stage1 translation table block or level 3 entry. The possible values are:

0  The associated stage 1 translation table entry bit cannot be interpreted by hardware for an implementation defined purpose.

1  The associated stage 1 translation table entry bit can be interpreted by hardware for an implementation defined purpose if the associated TTBCR2.HPD1 ==1.

HWU160, [16]

Indicates implementation defined hardware use of bit[60] of the stage1 translation table block or level 3 entry. The possible values are:

0  The associated stage 1 translation table entry bit cannot be interpreted by hardware for an implementation defined purpose.

1  The associated stage 1 translation table entry bit can be interpreted by hardware for an implementation defined purpose if the associated TTBCR2.HPD1 ==1.

HWU159, [15]
Indicates implementation defined hardware use of bit[59] of the stage 1 translation table block or level 3 entry. The possible values are:

0  The associated stage 1 translation table entry bit cannot be interpreted by hardware for an implementation defined purpose.

1  The associated stage 1 translation table entry bit can be interpreted by hardware for an implementation defined purpose if the associated TTBCR2.HPD1 == 1.

HWU062, [14]

Indicates implementation defined hardware use of bit[62] of the stage 1 translation table block or level 3 entry. The possible values are:

0  The associated stage 1 translation table entry bit cannot be interpreted by hardware for an implementation defined purpose.

1  The associated stage 1 translation table entry bit can be interpreted by hardware for an implementation defined purpose if the associated TTBCR2.HPD0 == 1.

HWU061, [13]

Indicates implementation defined hardware use of bit[61] of the stage 1 translation table block or level 3 entry. The possible values are:

0  The associated stage 1 translation table entry bit cannot be interpreted by hardware for an implementation defined purpose.

1  The associated stage 1 translation table entry bit can be interpreted by hardware for an implementation defined purpose if the associated TTBCR2.HPD0 == 1.

HWU060, [12]

Indicates implementation defined hardware use of bit[60] of the stage 1 translation table block or level 3 entry. The possible values are:

0  The associated stage 1 translation table entry bit cannot be interpreted by hardware for an implementation defined purpose.

1  The associated stage 1 translation table entry bit can be interpreted by hardware for an implementation defined purpose if the associated TTBCR2.HPD0 == 1.

HWU059, [11]

Indicates implementation defined hardware use of bit[59] of the stage 1 translation table block or level 3 entry. The possible values are:

0  The associated stage 1 translation table entry bit cannot be interpreted by hardware for an implementation defined purpose.

1  The associated stage 1 translation table entry bit can be interpreted by hardware for an implementation defined purpose if the associated TTBCR2.HPD0 == 1.

HPD1, [10]

Hierarchical permission disable 1. The possible values are:

0  Hierarchical permissions for the TTBR1 region are enabled.

1  Hierarchical permissions for the TTBR1 region are disabled if TTBCR.T2E is set to 1. If TTBCR.T2E is set to 0, hierarchical permissions are enabled.

HPD0, [9]

Hierarchical permission disable 0. The possible values are:

0  Hierarchical permissions for the TTBR0 region are enabled.
Hierarchical permissions for the TTBR0 region are disabled if TTBCR.T2E is set to 1. If TTBCR.T2E is set to 0, hierarchical permissions are enabled.

**RES0, [8:0]**

- **RES0**: Reserved.

**Configurations**  TTBCR2 (NS) is architecturally mapped to AArch64 register TCR_EL1. See B2.97 TCR_EL1, Translation Control Register, EL1 on page B2-442. If EL3 is using AArch32, there are separate Secure and Non-secure instances of this register.

Bit fields and details not provided in this description are architecturally defined. See the *Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.85 TTBR0, Translation Table Base Register 0

The TTBR0 holds the base address of translation table 0, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.

Usage constraints

TTBR0 is part of the Virtual memory control registers functional group.

There are two formats for this register. TTBCR.EAE determines which format of the register is used.

- **B1.85.1 TTBR0 with Short-descriptor translation table format** on page B1-269.
- **B1.85.2 TTBR0 with Long-descriptor translation table format** on page B1-270.

Configurations

TTBR0 (NS) is architecturally mapped to AArch64 register TTBR0_EL1. See
*B2.100 TTBR0_EL1, Translation Table Base Register 0, EL1* on page B2-450.

TTBR0 (S) is mapped to AArch64 register TTBR0_EL3. See *B2.102 TTBR0_EL3, Translation Table Base Register 0, EL3* on page B2-452.

If EL3 is using AArch32, there are separate Secure and Non-secure instances of this register.

Attributes

TTBR0 is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits [31:0] and do not modify bits [63:32].

TTBCR.EAE determines which TTBR0 format is used:

- EAE==0:
  32-bit format is used. TTBR0[63:32] are ignored.
- EAE==1:
  64-bit format is used.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

This section contains the following subsections:

- **B1.85.1 TTBR0 with Short-descriptor translation table format** on page B1-269.
- **B1.85.2 TTBR0 with Long-descriptor translation table format** on page B1-270.

B1.85.1 TTBR0 with Short-descriptor translation table format

TTBR0 has a specific format when using the Short-descriptor translation table format. TTBCR.EAE determines which format of the register is in use.

Bit field descriptions

The following figure shows the TTBR0 bit assignments when TTBCR.EAE is 0.
Figure B1-75 TTBR0 bit assignments, TTBCR.EAE is 0

IMP, [2]  

RES0  Reserved.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

B1.85.2 TTBR0 with Long-descriptor translation table format

TTBR0 has a specific format when using the Long-descriptor translation table format. TTBCR.EAE determines which format of the register is in use.

The Long-descriptor translation table format for TTBR0 is architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for a full description.

Bit field descriptions

The following bit is specific to the implementation:

CnP, [0]  

Common not private. The possible values are:

0  CnP is not supported.
1  CnP is supported.
**B1.86 TTBR1, Translation Table Base Register 1**

The TTBR1 holds the base address of translation table 1, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.

**Usage constraints**

TTBR1 is part of the Virtual memory control registers functional group.

There are two formats for this register. TTBCR.EAE determines which format of the register is used.

- **B1.86.1 TTBR1 with Short-descriptor translation table format** on page B1-271.
- **B1.86.2 TTBR1 with Long-descriptor translation table format** on page B1-272.

**Configurations**

TTBR1 (NS) is architecturally mapped to AArch64 register TTBR1_EL1. See **B2.103 TTBR1_EL1, Translation Table Base Register 1, EL1** on page B2-453.

If EL3 is using AArch64, there is a single instance of this register.

**Attributes**

TTBR1 is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits [31:0] and do not modify bits [63:32].

TTBCR.EAE determines which TTBR1 format is used:

- **EAE==0:**
  
  32-bit format is used. TTBR1[63:32] are ignored.

- **EAE==1:**
  
  64-bit format is used.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

This section contains the following subsections:

- **B1.86.1 TTBR1 with Short-descriptor translation table format** on page B1-271.
- **B1.86.2 TTBR1 with Long-descriptor translation table format** on page B1-272.

**B1.86.1 TTBR1 with Short-descriptor translation table format**

TTBR1 has a specific format when using the Short-descriptor translation table format. TTBCR.EAE determines which format of the register is in use.

**Bit field descriptions**

The following figure shows the TTBR1 bit assignments when TTBCR.EAE is 0.

![TTBR1 bit assignments, TTBCR.EAE is 0](image-url)
RES0  Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

**B1.86.2 TTBR1 with Long-descritor translation table format**

TTBR1 has a specific format when using the Long-descritor translation table format. TTBCR.EAE determines which format of the register is in use.

The Long-descritor translation table format for TTBR1 is architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile* for a full description.

**Bit field descriptions**

The following bit is specific to the implementation:

CnP, [0]

Common not private. The possible values are:

0  CnP is not supported.

1  CnP is supported.
B1.87 **VDFSR, Virtual SError Exception Syndrome Register**

The VDFSR provides the syndrome value reported to software on taking a virtual SError interrupt exception.

**Bit field descriptions**

VDFSR is a 32-bit register, and is part of:
- The Exception and fault handling registers functional group.
- The Virtualization registers functional group.

![VDFSR bit assignments](image)

- **RES0, [31:16]**
  - Reserved.

- **AET, [15:14]**
  - Asynchronous Error Type. Describes the state of the core after taking a virtual SError interrupt exception. Software might use the information in the syndrome registers to determine what recovery might be possible. The value is:
    - 0b01 *Uncorrected error, Unrecoverable error* (UEU).

- **RES0, [13]**
  - Reserved.

- **ExT, [12]**
  - External abort type.
    - Reserved.
  - This register is only used for external aborts.

- **RES0, [11:0]**
  - Reserved.

**Configurations**

AArch32 System register VDFSR is architecturally mapped to AArch64 System register VSESR_EL2 [31:0]. See B2.108 **VSESR_EL2, Virtual SError Exception Syndrome Register** on page B2-460.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B1.88  **VDISR, Virtual Deferred Interrupt Status Register**

The VDISR records that a virtual SError interrupt has been consumed by an ESB instruction executed at Non-secure EL1.

**Bit field descriptions**

VDISR is a 32-bit register, and is part of Reliability, Availability, Serviceability (RAS) registers functional group.

There are two formats for this register. The current translation table format determines which format of the register is used:

- When written at EL1 using short-descriptor format. See **B1.88.1 VDISR with Short-descriptor translation table format** on page B1-274.
- When written at EL1 using long-descriptor format. See **B1.88.2 VDISR with Long-descriptor translation table format** on page B1-275.

**Configurations**

There is one instance of VDISR that is used in both Secure and Non-secure states.

Present only if all of the following are present and is UNDEFINED otherwise:

- EL2 is implemented and using AArch32.
- The RAS extension is implemented.

If the highest implemented Exception level is using AArch64, AArch32 System register VDISR is architecturally mapped to AArch64 System register VDISR_EL2. See **B2.105 VDISR_EL2, Virtual Deferred Interrupt Status Register, EL2** on page B2-455.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

This section contains the following subsections:

- **B1.88.1 VDISR with Short-descriptor translation table format** on page B1-274.
- **B1.88.2 VDISR with Long-descriptor translation table format** on page B1-275.

**B1.88.1 VDISR with Short-descriptor translation table format**

VDISR has a specific format when written at EL1 using the Short-descriptor translation table format.

**Bit field descriptions**

The following figure shows the VDISR bit assignments when using the Short-descriptor translation table format.

![Figure B1-78 VDISR bit assignments for Short-descriptor translation table format](image-url)

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A[31]</td>
<td>Set to 1 when ESB defers a virtual SError interrupt.</td>
</tr>
<tr>
<td>RES0[30:16]</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

*Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. Non-Confidential*
AET, [15:14]
Asynchronous Error Type. Describes the state of the PE after taking an asynchronous Data Abort exception. The value is:
0b01 Uncorrected error, Unrecoverable error (UEU).

RES0, [13]
Reserved.

EXT, [12]
External Abort Type. This bit is defined as RES0.

RES0, [11]
Reserved.

FS(4), [10,3:0]
Fault status code. Set to 0b10110 when ESB defers a virtual SError interrupt. The value of this field is:
0b10110 Asynchronous SError interrupt.

LPAE, [9]
Format. The value is:
0b0 Using the Short-descriptor translation table format.

RES0, [8:4]
Reserved.

B1.88.2 VDISR with Long-descriptor translation table format
VDISR has a specific format when written at EL1 using the Long-descriptor translation table format.

Bit field descriptions
The following figure shows the VDISR bit assignments when using the Long-descriptor translation table format.

![Figure B1-79 VDISR bit assignments for Long-descriptor translation table format](image)

A, [31]
Set to 1 when ESB defers a virtual SError interrupt.

RES0, [30:16]
Reserved.
AET, [15:14]
Asynchronous Error Type. Describes the state of the PE after taking an asynchronous Data Abort exception. The value is:
0b01 Uncorrected error, Unrecoverable error (UEU).

RES0, [13]
RES0 Reserved.

EXT, [12]
External Abort Type. This bit is defined as RES0.

RES0, [11]
RES0 Reserved.

RES0, [10]
RES0 Reserved.

LPAE, [9]
Format. The value is:
0b1
Using the Long-descriptor translation table format.

RES0, [8:6]
RES0 Reserved.

STATUS, [5:0]
Fault status code. Set to 0b010001 when ESB defers a virtual SError interrupt. The value of this field is:
0b010001
Asynchronous SError interrupt.
B1.89 VMPIDR, Virtualization Multiprocessor ID Register

The VMPIDR provides the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR.

Configurations

VMPIDR is architecturally mapped to AArch64 register VMPIDR_EL2[31:0].

This register is accessible only at EL2 or EL3.

This register resets to MPIDR value.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1.90 VPIDR, Virtualization Processor ID Register

The VPIDR holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR.

Configurations

VPIDR is architecturally mapped to AArch64 register VPIDR_EL2.

This register resets to MIDR value.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
**B1.91 VTCR, Virtualization Translation Control Register**

The VTCR controls the translation table walks required for the stage 2 translation of memory accesses from Non-secure modes other than Hyp mode.

It also holds cacheability and shareability information for the accesses.

**Bit field descriptions**

VTCR is a 32-bit register, and is part of:

- The Virtualization registers functional group.
- The Virtual memory control registers functional group.

![VTCR bit assignments](image-url)

**RES1, [31]**

RES1 Reserved.

**RES0, [30:14]**

RES0 Reserved.

**SH0, [13:12]**

Shareability attribute for memory associated with translation table walks using TTBR0.

- 0b00 Non-shareable.
- 0b01 Reserved.
- 0b10 Outer Shareable.
- 0b11 Inner Shareable.

**ORGN0, [11:10]**

Outer cacheability attribute for memory associated with translation table walks using TTBR0.

- 0b00 Normal memory, Outer Non-cacheable.
- 0b01 Normal memory, Outer Write-Back Write-Allow Cacheable.
- 0b10 Normal memory, Outer Write-Through Cacheable.
- 0b11 Normal memory, Outer Write-Back no Write-Allow Cacheable.

**IRGN0, [9:8]**

Inner cacheability attribute for memory associated with translation table walks using TTBR0.

- 0b00 Normal memory, Inner Non-cacheable.
- 0b01 Normal memory, Inner Write-Back Write-Allow Cacheable.
- 0b10 Normal memory, Inner Write-Through Cacheable.
- 0b11 Normal memory, Inner Write-Back no Write-Allow Cacheable.

**SL0, [7:6]**
Starting level for translation table walks using VTTBR:

- 0b00 Start at second level.
- 0b01 Start at first level.

**RES0, [5]**

RES0 Reserved.

**S, [4]**

Sign extension bit. This bit must be programmed to the value of T0SZ[3]. If it is not, then the stage 2 T0SZ value is treated as an **UNKNOWN** value within the legal range that can be programmed.

**T0SZ, [3:0]**

The size offset of the memory region addressed by TTBR0. The region size is \(2^{32-T0SZ}\) bytes.

**Configurations**

VTCR is architecturally mapped to AArch64 register VTCR_EL2. See *B2.109 VTCR_EL2, Virtualization Translation Control Register, EL2* on page B2-462.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B1.92  VTTBR, Virtualization Translation Table Base Register

VTTBR holds the base address of the translation table for the stage 2 translation of memory accesses from Non-secure modes other than Hyp mode.

Bit field descriptions

VTTBR is a 64-bit register, and is part of:

- The Virtualization registers functional group.
- The Virtual memory control registers functional group.

<table>
<thead>
<tr>
<th>63</th>
<th>48</th>
<th>47</th>
<th>VMID</th>
<th>BADDR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure B1-81  VTTBR bit assignments

CnP, [0]

Common not Private. The reset value is:

0  CnP is not supported.

Configurations

VTTBR is architecturally mapped to AArch64 register VTTBR_EL1. See B2.110 VTTBR_EL2, Virtualization Translation Table Base Register, EL2 on page B2-463.

This register is used with the VTCR.

Some or all RW fields of this register have defined reset values. These apply only if the core resets into EL2 with EL2 using AArch32, or into EL3 with EL3 using AArch32. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B1 AArch32 system registers

B1.92 VTTBR, Virtualization Translation Table Base Register
Chapter B2
AArch64 system registers

This chapter describes the system registers in the AArch64 state.

It contains the following sections:

- B2.1 AArch64 registers on page B2-286.
- B2.2 AArch64 architectural system register summary on page B2-287.
- B2.3 AArch64 implementation defined register summary on page B2-294.
- B2.4 AArch64 registers by functional group on page B2-296.
- B2.5 ACTLR_EL1, Auxiliary Control Register, EL1 on page B2-304.
- B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305.
- B2.8 AFSR0_EL1, Auxiliary Fault Status Register 0, EL1 on page B2-309.
- B2.9 AFSR0_EL2, Auxiliary Fault Status Register 0, EL2 on page B2-310.
- B2.10 AFSR0_EL3, Auxiliary Fault Status Register 0, EL3 on page B2-311.
- B2.11 AFSR1_EL1, Auxiliary Fault Status Register 1, EL1 on page B2-312.
- B2.12 AFSR1_EL2, Auxiliary Fault Status Register 1, EL2 on page B2-313.
- B2.13 AFSR1_EL3, Auxiliary Fault Status Register 1, EL3 on page B2-314.
- B2.14 AIDR_EL1, Auxiliary ID Register, EL1 on page B2-315.
- B2.15 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register, EL1 on page B2-316.
- B2.16 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2 on page B2-317.
- B2.17 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3 on page B2-318.
- B2.18 ATCR_EL1, Auxiliary Translation Control Register, EL1 on page B2-319.
- B2.19 ATCR_EL2, Alias to Auxiliary Translation Control Register EL1 on page B2-321.
- B2.20 ATCR_EL2, Auxiliary Translation Control Register, EL2 on page B2-322.
- B2.21 ATCR_EL3, Auxiliary Translation Control Register, EL3 on page B2-324.
- B2.22 AVTCR_EL2, Auxiliary Virtualized Translation Control Register, EL2 on page B2-326.
- B2.23 CCSIDR_EL1, Cache Size ID Register, EL1 on page B2-328.
• B2.24 CLIDR_EL1, Cache Level ID Register, EL1 on page B2-331.
• B2.25 CPACR_EL1, Architectural Feature Access Control Register, EL1 on page B2-333.
• B2.26 CPTER_EL2, Architectural Feature Trap Register, EL2 on page B2-334.
• B2.27 CPTER_EL3, Architectural Feature Trap Register, EL3 on page B2-335.
• B2.28 CPUACTLR_EL1, CPU Auxiliary Control Register, EL1 on page B2-336.
• B2.29 CPUCFR_EL1, CPU Configuration Register, EL1 on page B2-338.
• B2.30 CPUECTLR_EL1, CPU Extended Control Register, EL1 on page B2-340.
• B2.31 CPUPCR_EL3, CPU Private Control Register, EL3 on page B2-343.
• B2.32 CPUPMR_EL3, CPU Private Mask Register, EL3 on page B2-345.
• B2.33 CPUPOR_EL3, CPU Private Operation Register, EL3 on page B2-347.
• B2.34 CPUPSELR_EL3, CPU Private Selection Register, EL3 on page B2-349.
• B2.35 CPUPWRCTLR_EL1, Power Control Register, EL1 on page B2-351.
• B2.36 CSSELR_EL1, Cache Size Selection Register, EL1 on page B2-354.
• B2.37 CTR_EL0, Cache Type Register, EL0 on page B2-355.
• B2.38 CSIDR_EL1, Data Cache Zero ID Register, EL1 on page B2-357.
• B2.39 DISR_EL1, Deferred Interrupt Status Register, EL1 on page B2-358.
• B2.40 ERRIDR_EL1, Error ID Register, EL1 on page B2-360.
• B2.41 ERRSELR_EL1, Error Record Select Register, EL1 on page B2-361.
• B2.42 ERXADDR_EL1, Selected Error Record Address Register, EL1 on page B2-362.
• B2.43 ERXCTLR_EL1, Selected Error Record Control Register, EL1 on page B2-363.
• B2.44 ERXFR_EL1, Selected Error Record Feature Register, EL1 on page B2-364.
• B2.45 ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1 on page B2-365.
• B2.46 ERXMISCI_EL1, Selected Error Record Miscellaneous Register 1, EL1 on page B2-366.
• B2.47 ERXPGCDNR_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1 on page B2-367.
• B2.48 ERXPGCTLRLR_EL1, Selected Error Pseudo Fault Generation Control Register, EL1 on page B2-369.
• B2.49 ERXPGFR_EL1, Selected Pseudo Fault Generation Feature Register, EL1 on page B2-371.
• B2.50 ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1 on page B2-372.
• B2.51 ESR_EL1, Exception Syndrome Register, EL1 on page B2-373.
• B2.52 ESR_EL2, Exception Syndrome Register, EL2 on page B2-374.
• B2.53 ESR_EL3, Exception Syndrome Register, EL3 on page B2-375.
• B2.54 HACR_EL2, Hyp Auxiliary Configuration Register, EL2 on page B2-376.
• B2.55 HCR_EL2, Hypervisor Configuration Register, EL2 on page B2-377.
• B2.56 HPFR_EL2, Hypervisor IPA Fault Address Register, EL2 on page B2-379.
• B2.57 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0, EL1 on page B2-380.
• B2.58 ID_AA64ISR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 on page B2-382.
• B2.59 ID_AA64ISR1_EL1, AArch64 Instruction Set Attribute Register 1, EL1 on page B2-384.
• B2.60 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0, EL1 on page B2-385.
• B2.61 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1 on page B2-387.
• B2.62 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2, EL1 on page B2-389.
• B2.63 ID_AA64PFRO_EL1, AArch64 Processor Feature Register 0, EL1 on page B2-390.
• B2.64 ID_AA64PFRL_EL1, AArch64 Processor Feature Register 1, EL1 on page B2-392.
• B2.65 ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0, EL1 on page B2-393.
• B2.66 ID_DFRO_EL1, AArch32 Debug Feature Register 0, EL1 on page B2-394.
• B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396.
• B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398.
• B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400.
• B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402.
• B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404.
• B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406.
• B2.73 ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1 on page B2-408.
• B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 on page B2-409.
• B2.75 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 on page B2-411.
• B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 on page B2-413.
• B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415.
• B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 on page B2-417.
• B2.79 ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1 on page B2-419.
• B2.80 ID_PFR1_EL1, AArch32 Processor Feature Register 1, EL1 on page B2-421.
• B2.81 ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1 on page B2-423.
• B2.82 IFSR32_EL2, Instruction Fault Status Register, EL2 on page B2-424.
• B2.83 LORC_EL1, LORegion Control Register, EL1 on page B2-426.
• B2.84 LOREA_EL1, LORegion End Address Register, EL1 on page B2-427.
• B2.85 LORID_EL1, Limited Order Region Identification Register, EL1 on page B2-428.
• B2.86 LORN_EL1, LORegion Number Register, EL1 on page B2-429.
• B2.87 LORSR_EL1, LORegion Start Address Register, EL1 on page B2-430.
• B2.88 MDCR_EL3, Monitor Debug Configuration Register, EL3 on page B2-431.
• B2.89 MIDR_EL1, Main ID Register, EL1 on page B2-433.
• B2.90 MPIDR_EL1, Multiprocessor Affinity Register, EL1 on page B2-434.
• B2.91 PAR_EL1, Physical Address Register, EL1 on page B2-436.
• B2.92 REVIDR_EL1, Revision ID Register, EL1 on page B2-437.
• B2.93 RVBAR_EL3, Reset Vector Base Address Register, EL3 on page B2-438.
• B2.94 SCTLR_EL1, System Control Register, EL1 on page B2-439.
• B2.95 SCTLR_EL2, System Control Register, EL2 on page B2-440.
• B2.96 SCTLR_EL3, System Control Register, EL3 on page B2-441.
• B2.97 TCR_EL1, Translation Control Register, EL1 on page B2-442.
• B2.98 TCR_EL2, Translation Control Register, EL2 on page B2-444.
• B2.99 TCR_EL3, Translation Control Register, EL3 on page B2-448.
• B2.100 TTBR0_EL1, Translation Table Base Register 0, EL1 on page B2-450.
• B2.101 TTBR0_EL2, Translation Table Base Register 0, EL2 on page B2-451.
• B2.102 TTBR0_EL3, Translation Table Base Register 0, EL3 on page B2-452.
• B2.103 TTBR1_EL1, Translation Table Base Register 1, EL1 on page B2-453.
• B2.104 TTBR1_EL2, Translation Table Base Register 1, EL2 on page B2-454.
• B2.105 VDISR_EL2, Virtual Deferred Interrupt Status Register, EL2 on page B2-455.
• B2.106 VMPIIDR_EL2, Virtualization Multiprocessor ID Register, EL2 on page B2-458.
• B2.107 VPIDR_EL2, Virtualization Processor ID Register, EL2 on page B2-459.
• B2.109 VTCR_EL2, Virtualization Translation Control Register, EL2 on page B2-462.
• B2.110 VTTBR_EL2, Virtualization Translation Table Base Register, EL2 on page B2-463.
**B2.1 AArch64 registers**

This chapter provides information about the AArch64 system registers with IMPLEMENTATION DEFINED bit fields and IMPLEMENTATION DEFINED registers associated with the core.

The chapter provides IMPLEMENTATION SPECIFIC information, for a complete description of the registers, see the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The chapter is presented as follows:

**AArch64 architectural system register summary**

This section identifies the AArch64 architectural system registers implemented in the Cortex-A55 core that have IMPLEMENTATION DEFINED bit fields. The register descriptions for these registers only contain information about the IMPLEMENTATION DEFINED bits.

**AArch64 IMPLEMENTATION DEFINED register summary**

This section identifies the AArch64 architectural registers implemented in the Cortex-A55 core that are IMPLEMENTATION DEFINED.

**AArch64 registers by functional group**

This section groups the IMPLEMENTATION DEFINED registers and architectural system registers with IMPLEMENTATION DEFINED bit fields, as identified previously, by function. It also provides reset details for key register types.

**Register descriptions**

The remainder of the chapter provides register descriptions of the IMPLEMENTATION DEFINED registers and architectural system registers with IMPLEMENTATION DEFINED bit fields, as identified previously. These are listed in alphabetic order.
## B2.2 AArch64 architectural system register summary

This section describes the AArch64 architectural system registers implemented in the Cortex-A55 core.

The section contains two tables:

### Registers with implementation defined bit fields

This table identifies the architecturally defined registers in Cortex-A55 that have implementation defined bit fields. The register descriptions for these registers only contain information about the implementation defined bits.

See Table B2-1 Registers with implementation defined bit fields on page B2-287.

### Other architecturally defined registers

This table identifies the other architecturally defined registers that are implemented in the Cortex-A55 core. These registers are described in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

See Table B2-2 Other architecturally defined registers on page B2-291.

### Table B2-1 Registers with implementation defined bit fields

<table>
<thead>
<tr>
<th>Name</th>
<th>Op0</th>
<th>CRn</th>
<th>Op1</th>
<th>CRm</th>
<th>Op2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR_EL1</td>
<td>3</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>B2.5 ACTLR_EL1, Auxiliary Control Register, EL1 on page B2-304</td>
</tr>
<tr>
<td>ACTLR_EL2</td>
<td>3</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305</td>
</tr>
<tr>
<td>ACTLR_EL3</td>
<td>3</td>
<td>c1</td>
<td>6</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307</td>
</tr>
<tr>
<td>AIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>7</td>
<td>32</td>
<td>B2.14 AIDR_EL1, Auxiliary ID Register, EL1 on page B2-315</td>
</tr>
<tr>
<td>AFSR0_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>B2.8 AFSR0_EL1, Auxiliary Fault Status Register 0, EL1 on page B2-309</td>
</tr>
<tr>
<td>AFSR0_EL2</td>
<td>3</td>
<td>c5</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>B2.9 AFSR0_EL2, Auxiliary Fault Status Register 0, EL2 on page B2-310</td>
</tr>
<tr>
<td>AFSR0_EL3</td>
<td>3</td>
<td>c5</td>
<td>6</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>B2.10 AFSR0_EL3, Auxiliary Fault Status Register 0, EL3 on page B2-311</td>
</tr>
<tr>
<td>AFSR1_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>B2.11 AFSR1_EL1, Auxiliary Fault Status Register 1, EL1 on page B2-312</td>
</tr>
<tr>
<td>AFSR1_EL2</td>
<td>3</td>
<td>c5</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>B2.12 AFSR1_EL2, Auxiliary Fault Status Register 1, EL2 on page B2-313</td>
</tr>
<tr>
<td>AFSR1_EL3</td>
<td>3</td>
<td>c5</td>
<td>6</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>B2.13 AFSR1_EL3, Auxiliary Fault Status Register 1, EL3 on page B2-314</td>
</tr>
<tr>
<td>AMAIR_EL1</td>
<td>3</td>
<td>c10</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>64</td>
<td>B2.15 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register, EL1 on page B2-316</td>
</tr>
<tr>
<td>AMAIR_EL2</td>
<td>3</td>
<td>c10</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>64</td>
<td>B2.16 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2 on page B2-317</td>
</tr>
<tr>
<td>AMAIR_EL3</td>
<td>3</td>
<td>c10</td>
<td>6</td>
<td>c3</td>
<td>0</td>
<td>64</td>
<td>B2.17 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3 on page B2-318</td>
</tr>
<tr>
<td>CCSIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B2.23 CCSIDR_EL1, Cache Size ID Register, EL1 on page B2-328</td>
</tr>
<tr>
<td>Name</td>
<td>Op0</td>
<td>CRn</td>
<td>Op1</td>
<td>CRm</td>
<td>Op2</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>----------------</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>CLIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>B2.24 CLIDR_EL1, Cache Level ID Register, EL1 on page B2-331</td>
</tr>
<tr>
<td>CPACR_EL1</td>
<td>3</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>B2.25 CPACR_EL1, Architectural Feature Access Control Register, EL1 on page B2-333</td>
</tr>
<tr>
<td>CPTR_EL2</td>
<td>3</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>2</td>
<td>32</td>
<td>B2.26 CPTR_EL2, Architectural Feature Trap Register, EL2 on page B2-334</td>
</tr>
<tr>
<td>CPTR_EL3</td>
<td>3</td>
<td>c1</td>
<td>6</td>
<td>c1</td>
<td>2</td>
<td>32</td>
<td>B2.27 CPTR_EL3, Architectural Feature Trap Register, EL3 on page B2-335</td>
</tr>
<tr>
<td>CSSELR_EL1</td>
<td>3</td>
<td>c0</td>
<td>2</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B2.36 CSSELR_EL1, Cache Size Selection Register, EL1 on page B2-354</td>
</tr>
<tr>
<td>CTR_EL0</td>
<td>3</td>
<td>c0</td>
<td>3</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>B2.37 CTR_EL0, Cache Type Register, EL0 on page B2-355</td>
</tr>
<tr>
<td>DISR_EL1</td>
<td>3</td>
<td>c12</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>64</td>
<td>B2.39 DISR_EL1, Deferred Interrupt Status Register, EL1 on page B2-358</td>
</tr>
<tr>
<td>ERRIDR_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>B2.40 ERRIDR_EL1, Error ID Register, EL1 on page B2-360</td>
</tr>
<tr>
<td>ERRSELR_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>B2.41 ERRSELR_EL1, Error Record Select Register, EL1 on page B2-361</td>
</tr>
<tr>
<td>ERXADDR_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>3</td>
<td>64</td>
<td>B2.42 ERXADDR_EL1, Selected Error Record Address Register, EL1 on page B2-362</td>
</tr>
<tr>
<td>ERXCTRLR_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>1</td>
<td>64</td>
<td>B2.43 ERXCTRLR_EL1, Selected Error Record Control Register, EL1 on page B2-363</td>
</tr>
<tr>
<td>ERXFR_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>64</td>
<td>B2.44 ERXFR_EL1, Selected Error Record Feature Register, EL1 on page B2-364</td>
</tr>
<tr>
<td>ERXMSC0_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c5</td>
<td>0</td>
<td>64</td>
<td>B2.45 ERXMSC0_EL1, Selected Error Record Miscellaneous Register 0, EL1 on page B2-365</td>
</tr>
<tr>
<td>ERXMSC1_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c5</td>
<td>1</td>
<td>64</td>
<td>B2.46 ERXMSC1_EL1, Selected Error Record Miscellaneous Register 1, EL1 on page B2-366</td>
</tr>
<tr>
<td>ERXSTATUS_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c4</td>
<td>2</td>
<td>32</td>
<td>B2.50 ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1 on page B2-372</td>
</tr>
<tr>
<td>ESR_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>B2.51 ESR_EL1, Exception Syndrome Register, EL1 on page B2-373</td>
</tr>
<tr>
<td>ESR_EL2</td>
<td>3</td>
<td>c5</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>B2.52 ESR_EL2, Exception Syndrome Register, EL2 on page B2-374</td>
</tr>
<tr>
<td>ESR_EL3</td>
<td>3</td>
<td>c5</td>
<td>6</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>B2.53 ESR_EL3, Exception Syndrome Register, EL3 on page B2-375</td>
</tr>
<tr>
<td>HACR_EL2</td>
<td>3</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>7</td>
<td>32</td>
<td>B2.54 HACR_EL2, Hyp Auxiliary Configuration Register, EL2 on page B2-376</td>
</tr>
<tr>
<td>HCR_EL2</td>
<td>3</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>64</td>
<td>B2.55 HCR_EL2, Hypervisor Configuration Register, EL2 on page B2-377</td>
</tr>
<tr>
<td>ID_AFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>3</td>
<td>32</td>
<td>B2.65 ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0, EL1 on page B2-393</td>
</tr>
<tr>
<td>Name</td>
<td>Op0</td>
<td>CRn</td>
<td>Op1</td>
<td>CRm</td>
<td>Op2</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>-----------------</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ID_DFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>2</td>
<td>32</td>
<td>B2.66 ID_DFR0_EL1, AArch32 Debug Feature Register 0, EL1 on page B2-394</td>
</tr>
<tr>
<td>ID_ISAR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396</td>
</tr>
<tr>
<td>ID_ISAR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398</td>
</tr>
<tr>
<td>ID_ISAR2_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>2</td>
<td>32</td>
<td>B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400</td>
</tr>
<tr>
<td>ID_ISAR3_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>3</td>
<td>32</td>
<td>B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402</td>
</tr>
<tr>
<td>ID_ISAR4_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>4</td>
<td>32</td>
<td>B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404</td>
</tr>
<tr>
<td>ID_ISAR5_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>5</td>
<td>32</td>
<td>B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406</td>
</tr>
<tr>
<td>ID_ISAR6_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>7</td>
<td>32</td>
<td>B2.73 ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1 on page B2-408</td>
</tr>
<tr>
<td>ID_MMFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>4</td>
<td>32</td>
<td>B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 on page B2-409</td>
</tr>
<tr>
<td>ID_MMFR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>5</td>
<td>32</td>
<td>B2.75 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 on page B2-411</td>
</tr>
<tr>
<td>ID_MMFR2_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>6</td>
<td>32</td>
<td>B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 on page B2-413</td>
</tr>
<tr>
<td>ID_MMFR3_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>7</td>
<td>32</td>
<td>B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415</td>
</tr>
<tr>
<td>ID_MMFR4_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>6</td>
<td>32</td>
<td>B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 on page B2-417</td>
</tr>
<tr>
<td>ID_PFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>B2.79 ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1 on page B2-419</td>
</tr>
<tr>
<td>ID_PFR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>B2.80 ID_PFR1_EL1, AArch32 Processor Feature Register 1, EL1 on page B2-421</td>
</tr>
<tr>
<td>ID_PFR2_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c3</td>
<td>4</td>
<td>32</td>
<td>B2.81 ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1 on page B2-423</td>
</tr>
<tr>
<td>ID_AA64DFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c5</td>
<td>0</td>
<td>64</td>
<td>B2.57 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0, EL1 on page B2-380</td>
</tr>
<tr>
<td>ID_AA64ISAR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c6</td>
<td>0</td>
<td>64</td>
<td>B2.58 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 on page B2-382</td>
</tr>
<tr>
<td>ID_AA64ISAR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c6</td>
<td>1</td>
<td>64</td>
<td>B2.59 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1, EL1 on page B2-384</td>
</tr>
<tr>
<td>ID_AA64MMFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c7</td>
<td>0</td>
<td>64</td>
<td>B2.60 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0, EL1 on page B2-385</td>
</tr>
<tr>
<td>ID_AA64MMFR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c7</td>
<td>1</td>
<td>64</td>
<td>B2.61 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1 on page B2-387</td>
</tr>
<tr>
<td>Name</td>
<td>Op0</td>
<td>CRn</td>
<td>Op1</td>
<td>CRm</td>
<td>Op2</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>------------------</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ID_AA64MMFR2_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c7</td>
<td>2</td>
<td>64</td>
<td>B2.62 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2, EL1 on page B2-389</td>
</tr>
<tr>
<td>ID_AA64PFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>64</td>
<td>B2.63 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1 on page B2-390</td>
</tr>
<tr>
<td>ID_AA64PFR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c4</td>
<td>1</td>
<td>64</td>
<td>B2.64 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1 on page B2-392</td>
</tr>
<tr>
<td>IFSR32_EL2</td>
<td>3</td>
<td>c5</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>B2.82 IFSR32_EL2, Instruction Fault Status Register, EL2 on page B2-424</td>
</tr>
<tr>
<td>LORC_EL1</td>
<td>3</td>
<td>c10</td>
<td>0</td>
<td>c4</td>
<td>3</td>
<td>64</td>
<td>B2.83 LORC_EL1, LORegion Control Register, EL1 on page B2-426</td>
</tr>
<tr>
<td>LORID_EL1</td>
<td>3</td>
<td>c10</td>
<td>0</td>
<td>c4</td>
<td>7</td>
<td>64</td>
<td>B2.85 LORID_EL1, Limited Order Region Identification Register, EL1 on page B2-428</td>
</tr>
<tr>
<td>LORN_EL1</td>
<td>3</td>
<td>c10</td>
<td>0</td>
<td>c4</td>
<td>2</td>
<td>64</td>
<td>B2.86 LORN_EL1, LORegion Number Register, EL1 on page B2-429</td>
</tr>
<tr>
<td>MDCR_EL3</td>
<td>3</td>
<td>c1</td>
<td>6</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>B2.88 MDCR_EL3, Monitor Debug Configuration Register, EL3 on page B2-431</td>
</tr>
<tr>
<td>MIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B2.89 MIDR_EL1, Main ID Register, EL1 on page B2-433</td>
</tr>
<tr>
<td>MPIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>5</td>
<td>64</td>
<td>B2.90 MPIDR_EL1, Multiprocessor Affinity Register, EL1 on page B2-434</td>
</tr>
<tr>
<td>PAR_EL1</td>
<td>3</td>
<td>c7</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>64</td>
<td>B2.91 PAR_EL1, Physical Address Register, EL1 on page B2-436</td>
</tr>
<tr>
<td>RVBAR_EL3</td>
<td>3</td>
<td>c12</td>
<td>6</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>B2.93 RVBAR_EL3, Reset Vector Base Address Register, EL3 on page B2-438</td>
</tr>
<tr>
<td>REVIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>6</td>
<td>32</td>
<td>B2.92 REVIDR_EL1, Revision ID Register, EL1 on page B2-437</td>
</tr>
<tr>
<td>SCTLR_EL1</td>
<td>3</td>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B2.94 SCTLR_EL1, System Control Register, EL1 on page B2-439</td>
</tr>
<tr>
<td>SCTLR_EL3</td>
<td>3</td>
<td>c1</td>
<td>6</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B2.96 SCTLR_EL3, System Control Register, EL3 on page B2-441</td>
</tr>
<tr>
<td>TCR_EL1</td>
<td>3</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>64</td>
<td>B2.97 TCR_EL1, Translation Control Register, EL1 on page B2-442</td>
</tr>
<tr>
<td>TCR_EL2</td>
<td>3</td>
<td>c2</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>64</td>
<td>B2.98 TCR_EL2, Translation Control Register, EL2 on page B2-444</td>
</tr>
<tr>
<td>TCR_EL3</td>
<td>3</td>
<td>c2</td>
<td>6</td>
<td>c0</td>
<td>2</td>
<td>64</td>
<td>B2.99 TCR_EL3, Translation Control Register, EL3 on page B2-448</td>
</tr>
<tr>
<td>TTBR0_EL1</td>
<td>3</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>B2.100 TTBR0_EL1, Translation Table Base Register 0, EL1 on page B2-450</td>
</tr>
<tr>
<td>TTBR0_EL2</td>
<td>3</td>
<td>c2</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>B2.101 TTBR0_EL2, Translation Table Base Register 0, EL2 on page B2-451</td>
</tr>
<tr>
<td>TTBR0_EL3</td>
<td>3</td>
<td>c2</td>
<td>6</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>B2.102 TTBR0_EL3, Translation Table Base Register 0, EL3 on page B2-452</td>
</tr>
<tr>
<td>TTBR1_EL1</td>
<td>3</td>
<td>c2</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>B2.103 TTBR1_EL1, Translation Table Base Register 1, EL1 on page B2-453</td>
</tr>
</tbody>
</table>
### Table B2-1 Registers with implementation defined bit fields (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Op0</th>
<th>CRn</th>
<th>Op1</th>
<th>CRm</th>
<th>Op2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTBR1_EL2</td>
<td>3</td>
<td>c2</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>B2.104 TTBR1_EL2, Translation Table Base Register 1, EL2 on page B2-454</td>
</tr>
<tr>
<td>VDISR_EL2</td>
<td>3</td>
<td>c12</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>64</td>
<td>B2.105 VDISR_EL2, Virtual Deferred Interrupt Status Register, EL2 on page B2-455</td>
</tr>
<tr>
<td>VSESR_EL2</td>
<td>3</td>
<td>c5</td>
<td>4</td>
<td>c2</td>
<td>3</td>
<td>64</td>
<td>B2.108 VSESR_EL2, Virtual SError Exception Syndrome Register on page B2-460</td>
</tr>
<tr>
<td>VTCR_EL2</td>
<td>3</td>
<td>c2</td>
<td>4</td>
<td>c1</td>
<td>2</td>
<td>32</td>
<td>B2.109 VTCR_EL2, Virtualization Translation Control Register, EL2 on page B2-462</td>
</tr>
<tr>
<td>VTTBR_EL2</td>
<td>3</td>
<td>c2</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>64</td>
<td>B2.110 VTTBR_EL2, Virtualization Translation Table Base Register, EL2 on page B2-463</td>
</tr>
</tbody>
</table>

### Table B2-2 Other architecturally defined registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Op0</th>
<th>CRn</th>
<th>Op1</th>
<th>CRm</th>
<th>Op2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AFSR0_EL12</td>
<td>3</td>
<td>c5</td>
<td>5</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Auxiliary Fault Status Register 0</td>
</tr>
<tr>
<td>AFSR1_EL12</td>
<td>3</td>
<td>c5</td>
<td>5</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>Auxiliary Fault Status Register 1</td>
</tr>
<tr>
<td>AMAIR_EL12</td>
<td>3</td>
<td>c10</td>
<td>5</td>
<td>c3</td>
<td>0</td>
<td>64</td>
<td>Auxiliary Memory Attribute Indirection Register</td>
</tr>
<tr>
<td>CNTFRQ_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Frequency register</td>
</tr>
<tr>
<td>CNTHCTL_EL2</td>
<td>3</td>
<td>c14</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Hypervisor Control register</td>
</tr>
<tr>
<td>CNTHP_CTL_EL2</td>
<td>3</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Hypervisor Physical Timer Control register</td>
</tr>
<tr>
<td>CNTHP_CVAL_EL2</td>
<td>3</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>2</td>
<td>64</td>
<td>Counter-timer Hyp Physical CompareValue register</td>
</tr>
<tr>
<td>CNTHP_TVAL_EL2</td>
<td>3</td>
<td>c14</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Hyp Physical Timer TimeValue register</td>
</tr>
<tr>
<td>CNTHV_CTL_EL2</td>
<td>3</td>
<td>c14</td>
<td>4</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Virtual Timer Control register</td>
</tr>
<tr>
<td>CNTHV_CVAL_EL2</td>
<td>3</td>
<td>c14</td>
<td>4</td>
<td>c3</td>
<td>2</td>
<td>64</td>
<td>Counter-timer Virtual Timer CompareValue register</td>
</tr>
<tr>
<td>CNTHV_TVAL_EL2</td>
<td>3</td>
<td>c14</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Virtual Timer TimeValue register</td>
</tr>
<tr>
<td>CNTKCTL_EL1</td>
<td>3</td>
<td>c14</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Kernel Control register</td>
</tr>
<tr>
<td>CNTKCTL_EL12</td>
<td>3</td>
<td>c14</td>
<td>5</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Kernel Control register</td>
</tr>
<tr>
<td>CNTP_CTL_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Physical Timer Control register</td>
</tr>
<tr>
<td>CNTP_CTL_EL02</td>
<td>3</td>
<td>c14</td>
<td>5</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Physical Timer Control register</td>
</tr>
<tr>
<td>CNTP_CVAL_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c2</td>
<td>2</td>
<td>64</td>
<td>Counter-timer Physical Timer CompareValue register</td>
</tr>
<tr>
<td>CNTP_CVAL_EL02</td>
<td>3</td>
<td>c14</td>
<td>5</td>
<td>c2</td>
<td>2</td>
<td>64</td>
<td>Counter-timer Physical Timer CompareValue register</td>
</tr>
<tr>
<td>CNTP_TVAL_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Physical Timer TimeValue register</td>
</tr>
<tr>
<td>CNTPCT_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>Counter-timer Physical Count register</td>
</tr>
<tr>
<td>CNTPS_CTL_EL1</td>
<td>3</td>
<td>c14</td>
<td>7</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Physical Secure Timer Control register</td>
</tr>
<tr>
<td>CNTPS_CVAL_EL1</td>
<td>3</td>
<td>c14</td>
<td>7</td>
<td>c2</td>
<td>2</td>
<td>64</td>
<td>Counter-timer Physical Secure Timer CompareValue register</td>
</tr>
<tr>
<td>CNTPS_TVAL_EL1</td>
<td>3</td>
<td>c14</td>
<td>7</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Physical Secure Timer TimeValue register</td>
</tr>
<tr>
<td>CNTV_CTL_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Virtual Timer Control register</td>
</tr>
<tr>
<td>Name</td>
<td>Op0</td>
<td>CRn</td>
<td>Op1</td>
<td>CRm</td>
<td>Op2</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>--------</td>
<td>------------------------------------------------------</td>
</tr>
<tr>
<td>CNTV_CTL_EL02</td>
<td>3</td>
<td>c14</td>
<td>5</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>Counter-timer Virtual Timer Control register</td>
</tr>
<tr>
<td>CNTV_CVAL_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c3</td>
<td>2</td>
<td>64</td>
<td>Counter-timer Virtual Timer CompareValue register</td>
</tr>
<tr>
<td>CNTV_CVAL_EL02</td>
<td>3</td>
<td>c14</td>
<td>5</td>
<td>c3</td>
<td>2</td>
<td>64</td>
<td>Counter-timer VirtualTimer CompareValue register</td>
</tr>
<tr>
<td>CNTV_TVAL_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Virtual TimerValue register</td>
</tr>
<tr>
<td>CNTV_TVAL_EL02</td>
<td>3</td>
<td>c14</td>
<td>5</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>Counter-timer Virtual TimerValue register</td>
</tr>
<tr>
<td>CNTVCT_EL0</td>
<td>3</td>
<td>c14</td>
<td>3</td>
<td>c0</td>
<td>2</td>
<td>64</td>
<td>Counter-timer Virtual Count register</td>
</tr>
<tr>
<td>CNTVOFF_EL2</td>
<td>3</td>
<td>c14</td>
<td>4</td>
<td>c0</td>
<td>3</td>
<td>64</td>
<td>Counter-timer Virtual Offset register</td>
</tr>
<tr>
<td>CONTEXTIDR_EL1</td>
<td>3</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>Context ID Register (EL1)</td>
</tr>
<tr>
<td>CONTEXTIDR_EL12</td>
<td>3</td>
<td>c13</td>
<td>5</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>Context ID Register (EL12)</td>
</tr>
<tr>
<td>CONTEXTIDR_EL2</td>
<td>3</td>
<td>c13</td>
<td>4</td>
<td>c0</td>
<td>1</td>
<td>32</td>
<td>Context ID Register (EL2)</td>
</tr>
<tr>
<td>CPACR_EL12</td>
<td>3</td>
<td>c1</td>
<td>5</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>Architectural Feature Access Control Register</td>
</tr>
<tr>
<td>CPTR_EL3</td>
<td>3</td>
<td>c1</td>
<td>6</td>
<td>c1</td>
<td>2</td>
<td>32</td>
<td>Architectural Feature Trap Register (EL3)</td>
</tr>
<tr>
<td>DACR32_EL2</td>
<td>3</td>
<td>c3</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Domain Access Control Register</td>
</tr>
<tr>
<td>ESR_EL12</td>
<td>3</td>
<td>c5</td>
<td>5</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>Exception Syndrome Register (EL12)</td>
</tr>
<tr>
<td>FAR_EL1</td>
<td>3</td>
<td>c6</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Fault Address Register (EL1)</td>
</tr>
<tr>
<td>FAR_EL12</td>
<td>3</td>
<td>c6</td>
<td>5</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Fault Address Register (EL12)</td>
</tr>
<tr>
<td>FAR_EL2</td>
<td>3</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Fault Address Register (EL2)</td>
</tr>
<tr>
<td>FAR_EL3</td>
<td>3</td>
<td>c6</td>
<td>6</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Fault Address Register (EL3)</td>
</tr>
<tr>
<td>FPEXC32_EL2</td>
<td>3</td>
<td>c5</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>Floating-point Exception Control register</td>
</tr>
<tr>
<td>HSFAR_EL2</td>
<td>3</td>
<td>c6</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Hypervisor IPA Fault Address Register</td>
</tr>
<tr>
<td>HSTR_EL2</td>
<td>3</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>3</td>
<td>32</td>
<td>Hypervisor System Trap Register</td>
</tr>
<tr>
<td>ID-AA64AFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c5</td>
<td>4</td>
<td>64</td>
<td>AArch64 Auxiliary Feature Register 0</td>
</tr>
<tr>
<td>ID-AA64AFR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c5</td>
<td>5</td>
<td>64</td>
<td>AArch64 Auxiliary Feature Register 1</td>
</tr>
<tr>
<td>ID-AA64DFR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c5</td>
<td>1</td>
<td>64</td>
<td>AArch64 Debug Feature Register 1</td>
</tr>
<tr>
<td>ISR_EL1</td>
<td>3</td>
<td>c12</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Interrupt Status Register</td>
</tr>
<tr>
<td>LOREA_EL1</td>
<td>3</td>
<td>c10</td>
<td>0</td>
<td>c4</td>
<td>1</td>
<td>64</td>
<td>LORegion End Address Register</td>
</tr>
<tr>
<td>LORSA_EL1</td>
<td>3</td>
<td>c10</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>64</td>
<td>LORegion Start Address Register</td>
</tr>
<tr>
<td>MAIR_EL1</td>
<td>3</td>
<td>c10</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>64</td>
<td>Memory Attribute Indirection Register (EL1)</td>
</tr>
<tr>
<td>MAIR_EL12</td>
<td>3</td>
<td>c10</td>
<td>5</td>
<td>c2</td>
<td>0</td>
<td>64</td>
<td>Memory Attribute Indirection Register (EL12)</td>
</tr>
<tr>
<td>MAIR_EL2</td>
<td>3</td>
<td>c10</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>64</td>
<td>Memory Attribute Indirection Register (EL2)</td>
</tr>
<tr>
<td>MAIR_EL3</td>
<td>3</td>
<td>c10</td>
<td>6</td>
<td>c2</td>
<td>0</td>
<td>64</td>
<td>Memory Attribute Indirection Register (EL3)</td>
</tr>
<tr>
<td>MDCR_EL2</td>
<td>3</td>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>Monitor Debug Configuration Register</td>
</tr>
<tr>
<td>MVFR0_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>AArch32 Media and VFP Feature Register 0</td>
</tr>
<tr>
<td>MVFR1_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32</td>
<td>AArch32 Media and VFP Feature Register 1</td>
</tr>
<tr>
<td>MVFR2_EL1</td>
<td>3</td>
<td>c0</td>
<td>0</td>
<td>c3</td>
<td>2</td>
<td>32</td>
<td>AArch32 Media and VFP Feature Register 2</td>
</tr>
<tr>
<td>Name</td>
<td>Op0</td>
<td>CRn</td>
<td>Op1</td>
<td>CRm</td>
<td>Op2</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>-----------------</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>RMR_EL3</td>
<td>3</td>
<td>c12</td>
<td>6</td>
<td>c0</td>
<td>2</td>
<td>32</td>
<td>Reset Management Register</td>
</tr>
<tr>
<td>SCR_EL3</td>
<td>3</td>
<td>c1</td>
<td>6</td>
<td>c1</td>
<td>0</td>
<td>32</td>
<td>Secure Configuration Register</td>
</tr>
<tr>
<td>SCTLR_EL12</td>
<td>3</td>
<td>c1</td>
<td>5</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>System Control Register (EL12)</td>
</tr>
<tr>
<td>SCTLR_EL2</td>
<td>3</td>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>System Control Register (EL2)</td>
</tr>
<tr>
<td>SDER32_EL3</td>
<td>3</td>
<td>c1</td>
<td>6</td>
<td>c1</td>
<td>1</td>
<td>32</td>
<td>AArch32 Secure Debug Enable Register</td>
</tr>
<tr>
<td>TCR_EL12</td>
<td>3</td>
<td>c2</td>
<td>5</td>
<td>c0</td>
<td>2</td>
<td>64</td>
<td>Translation Control Register (EL12)</td>
</tr>
<tr>
<td>TPIDR_EL0</td>
<td>3</td>
<td>c13</td>
<td>3</td>
<td>c0</td>
<td>2</td>
<td>64</td>
<td>EL0 Read/Write Software Thread ID Register</td>
</tr>
<tr>
<td>TPIDR_EL1</td>
<td>3</td>
<td>c13</td>
<td>0</td>
<td>c0</td>
<td>4</td>
<td>64</td>
<td>EL1 Software Thread ID Register</td>
</tr>
<tr>
<td>TPIDR_EL2</td>
<td>3</td>
<td>c13</td>
<td>4</td>
<td>c0</td>
<td>2</td>
<td>64</td>
<td>EL2 Software Thread ID Register</td>
</tr>
<tr>
<td>TPIDR_EL3</td>
<td>3</td>
<td>c13</td>
<td>6</td>
<td>c0</td>
<td>2</td>
<td>64</td>
<td>EL3 Software Thread ID Register</td>
</tr>
<tr>
<td>TPIDRR0_EL0</td>
<td>3</td>
<td>c13</td>
<td>3</td>
<td>c0</td>
<td>3</td>
<td>64</td>
<td>EL0 Read-Only Software Thread ID Register</td>
</tr>
<tr>
<td>TTBR0_EL12</td>
<td>3</td>
<td>c2</td>
<td>5</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Translation Table Base Register 0 (EL12)</td>
</tr>
<tr>
<td>TTBR1_EL12</td>
<td>3</td>
<td>c2</td>
<td>5</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>Translation Table Base Register 1 (EL12)</td>
</tr>
<tr>
<td>VBAR_EL1</td>
<td>3</td>
<td>c12</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Vector Base Address Register (EL1)</td>
</tr>
<tr>
<td>VBAR_EL12</td>
<td>3</td>
<td>c12</td>
<td>5</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Vector Base Address Register (EL12)</td>
</tr>
<tr>
<td>VBAR_EL2</td>
<td>3</td>
<td>c12</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Vector Base Address Register (EL2)</td>
</tr>
<tr>
<td>VBAR_EL3</td>
<td>3</td>
<td>c12</td>
<td>6</td>
<td>c0</td>
<td>0</td>
<td>64</td>
<td>Vector Base Address Register (EL3)</td>
</tr>
<tr>
<td>VMPIDR_EL2</td>
<td>3</td>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>5</td>
<td>64</td>
<td>Virtualization Multiprocessor ID Register</td>
</tr>
<tr>
<td>VPIDR_EL2</td>
<td>3</td>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>Virtualization Core ID Register</td>
</tr>
</tbody>
</table>
B2.3 AArch64 implementation defined register summary

This section describes the AArch64 registers in the core that are implementation defined.

The following tables lists the AArch 64 implementation defined registers, sorted by opcode.

<table>
<thead>
<tr>
<th>Name</th>
<th>Op0</th>
<th>CRn</th>
<th>Op1</th>
<th>CRm</th>
<th>Op2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>7</td>
<td>32</td>
<td>B2.14 AIDR_EL1, Auxiliary ID Register, EL1 on page B2-315</td>
</tr>
<tr>
<td>ATCR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c7</td>
<td>0</td>
<td>64</td>
<td>B2.18 ATCR_EL1, Auxiliary Translation Control Register, EL1 on page B2-319</td>
</tr>
<tr>
<td>ATCR_EL2</td>
<td>3</td>
<td>c15</td>
<td>4</td>
<td>c7</td>
<td>0</td>
<td>64</td>
<td>B2.20 ATCR_EL2, Auxiliary Translation Control Register, EL2 on page B2-322</td>
</tr>
<tr>
<td>ATCR_EL12</td>
<td>3</td>
<td>c15</td>
<td>5</td>
<td>c7</td>
<td>0</td>
<td>-</td>
<td>B2.19 ATCR_EL12, Alias to Auxiliary Translation Control Register EL1 on page B2-321</td>
</tr>
<tr>
<td>ATCR_EL3</td>
<td>3</td>
<td>c15</td>
<td>6</td>
<td>c7</td>
<td>0</td>
<td>64</td>
<td>B2.21 ATCR_EL3, Auxiliary Translation Control Register, EL3 on page B2-324</td>
</tr>
<tr>
<td>AVTCR_EL2</td>
<td>3</td>
<td>c15</td>
<td>4</td>
<td>c7</td>
<td>1</td>
<td>64</td>
<td>B2.22 AVTCR_EL2, Auxiliary Virtualized Translation Control Register, EL2 on page B2-326</td>
</tr>
<tr>
<td>CCSIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B2.23 CCSIDR_EL1, Cache Size ID Register, EL1 on page B2-328</td>
</tr>
<tr>
<td>CLIDR_EL1</td>
<td>3</td>
<td>c0</td>
<td>1</td>
<td>c0</td>
<td>1</td>
<td>64</td>
<td>B2.24 CLIDR_EL1, Cache Level ID Register, EL1 on page B2-331</td>
</tr>
<tr>
<td>CPUACTLR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>64</td>
<td>B2.28 CPUACTLR_EL1, CPU Auxiliary Control Register, EL1 on page B2-336</td>
</tr>
<tr>
<td>CPUCFR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>32</td>
<td>B2.29 CPUCFR_EL1, CPU Configuration Register, EL1 on page B2-338</td>
</tr>
<tr>
<td>CPUECTLRL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c1</td>
<td>4</td>
<td>64</td>
<td>B2.30 CPUECTLRL1, CPU Extended Control Register, EL1 on page B2-340</td>
</tr>
<tr>
<td>CPUPCR_EL3</td>
<td>3</td>
<td>15</td>
<td>6</td>
<td>c8</td>
<td>1</td>
<td>64</td>
<td>B2.31 CPUPCR_EL3, CPU Private Control Register, EL3 on page B2-343</td>
</tr>
<tr>
<td>CPUPMR_EL3</td>
<td>3</td>
<td>c15</td>
<td>6</td>
<td>c8</td>
<td>3</td>
<td>64</td>
<td>B2.32 CPUPMR_EL3, CPU Private Mask Register, EL3 on page B2-345</td>
</tr>
<tr>
<td>CPUPOR_EL3</td>
<td>3</td>
<td>c15</td>
<td>6</td>
<td>c8</td>
<td>2</td>
<td>64</td>
<td>B2.33 CPUPOR_EL3, CPU Private Operation Register, EL3 on page B2-347</td>
</tr>
<tr>
<td>CPUPSELRL3</td>
<td>3</td>
<td>c15</td>
<td>6</td>
<td>c8</td>
<td>0</td>
<td>32</td>
<td>B2.34 CPUPSELRL3, CPU Private Selection Register, EL3 on page B2-349</td>
</tr>
<tr>
<td>CPUPWRCTRL _EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c2</td>
<td>7</td>
<td>32</td>
<td>B2.35 CPUPWRCTRL_EL1, Power Control Register, EL1 on page B2-351</td>
</tr>
<tr>
<td>ERRIDR_EL1</td>
<td>3</td>
<td>c5</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32</td>
<td>B2.40 ERRIDR_EL1, Error ID Register, EL1 on page B2-360</td>
</tr>
<tr>
<td>ERXPFGGCDNR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c2</td>
<td>2</td>
<td>32</td>
<td>B2.47 ERXPFGGCDNR_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1 on page B2-367</td>
</tr>
<tr>
<td>ERXPFGGCTRL_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c2</td>
<td>1</td>
<td>32</td>
<td>B2.48 ERXPFGGCTRL_EL1, Selected Error Pseudo Fault Generation Control Register, EL1 on page B2-369</td>
</tr>
<tr>
<td>ERXPFGFRCR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>32</td>
<td>B2.49 ERXPFGFRCR_EL1, Selected Pseudo Fault Generation Feature Register, EL1 on page B2-371</td>
</tr>
</tbody>
</table>

The following table shows the 32-bit wide implementation defined Cluster registers. Details of these registers can be found in Arm® DynamIQ™ Shared Unit Technical Reference Manual.
<table>
<thead>
<tr>
<th>Name</th>
<th>Op0</th>
<th>CRn</th>
<th>op1</th>
<th>CRm</th>
<th>op2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLUSTERCFR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>Cluster configuration register.</td>
</tr>
<tr>
<td>CLUSTERIDR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>Cluster main revision ID.</td>
</tr>
<tr>
<td>CLUSTEREVIDR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>2</td>
<td>32-bit</td>
<td>Cluster ECO ID.</td>
</tr>
<tr>
<td>CLUSTERACTLR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>3</td>
<td>32-bit</td>
<td>Cluster auxiliary control register.</td>
</tr>
<tr>
<td>CLUSTERECTLR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>4</td>
<td>32-bit</td>
<td>Cluster extended control register.</td>
</tr>
<tr>
<td>CLUSTERPWRCTLR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>5</td>
<td>32-bit</td>
<td>Cluster power control register.</td>
</tr>
<tr>
<td>CLUSTERPWRDN_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>6</td>
<td>32-bit</td>
<td>Cluster power down register.</td>
</tr>
<tr>
<td>CLUSTERPWRSTAT_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>7</td>
<td>32-bit</td>
<td>Cluster power status register.</td>
</tr>
<tr>
<td>CLUSTERTHREADSID_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>32-bit</td>
<td>Cluster thread scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERACPSID_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>1</td>
<td>32-bit</td>
<td>Cluster ACP scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERSTASHSID_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>2</td>
<td>32-bit</td>
<td>Cluster stash scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERPARTCR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>3</td>
<td>32-bit</td>
<td>Cluster partition control register.</td>
</tr>
<tr>
<td>CLUSTERBUSQOS_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>4</td>
<td>32-bit</td>
<td>Cluster bus QoS control register.</td>
</tr>
<tr>
<td>CLUSTERL3HIT_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>5</td>
<td>32-bit</td>
<td>Cluster L3 hit counter register.</td>
</tr>
<tr>
<td>CLUSTERL3MISS_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>6</td>
<td>32-bit</td>
<td>Cluster L3 miss counter register.</td>
</tr>
<tr>
<td>CLUSTERTHREADSIDOVR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>7</td>
<td>32-bit</td>
<td>Cluster thread scheme ID override register.</td>
</tr>
<tr>
<td>CLUSTERPM<em>_</em>ELx</td>
<td>3</td>
<td>c15</td>
<td>0 or 6</td>
<td>c5-c6</td>
<td>0-7</td>
<td>32-bit or 64-bit</td>
<td>Cluster PMU registers</td>
</tr>
</tbody>
</table>
### Identification registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AIDR_EL1</td>
<td>RO</td>
<td>0x00000000</td>
<td>B2.14 AIDR_EL1, Auxiliary ID Register, EL1 on page B2-315</td>
</tr>
<tr>
<td>CCSIDR_EL1</td>
<td>RO</td>
<td>-</td>
<td>B2.23 CCSIDR_EL1, Cache Size ID Register, EL1 on page B2-328</td>
</tr>
<tr>
<td>CLIDR_EL1</td>
<td>RO</td>
<td>UNK</td>
<td>B2.24 CLIDR_EL1, Cache Level ID Register, EL1 on page B2-331</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unknown: [31:30], [25:24], [22:21], 8, 5</td>
<td>If the L2 cache is not implemented, the value is 0x9200003.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>'b1: [1:0]</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>'b0: [29:26], 23, [20:9], [7:6], [4:2]</td>
<td></td>
</tr>
<tr>
<td>CSSELR_EL1</td>
<td>RW</td>
<td>0x00000000</td>
<td>B2.36 CSSELR_EL1, Cache Size Selection Register, EL1 on page B2-354</td>
</tr>
<tr>
<td>CTR_EL0</td>
<td>RO</td>
<td>0x84448004</td>
<td>B2.37 CTR_EL0, Cache Type Register, EL0 on page B2-355</td>
</tr>
<tr>
<td>DCZID_EL0</td>
<td>RO</td>
<td>-</td>
<td>B2.38 DCZID_EL0, Data Cache Zero ID Register, EL0 on page B2-357</td>
</tr>
<tr>
<td>ERRIDR_EL1</td>
<td>RO</td>
<td>-</td>
<td>B2.40 ERRIDR_EL1, Error ID Register, EL1 on page B2-360</td>
</tr>
<tr>
<td>ID_AA64DFR0_EL1</td>
<td>RO</td>
<td>0x0000000010305408</td>
<td>B2.57 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0, EL1 on page B2-380</td>
</tr>
<tr>
<td>ID_AA64ISAR0_EL1</td>
<td>RO</td>
<td>UNK</td>
<td>B2.58 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 on page B2-382</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unknown: 12, 8, 5</td>
<td>If the Cryptographic extensions are not implemented or disabled these fields will read 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>'b1: 28, 21, 16</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>'b0: [64:29], [27:22], [20:17], [15:13], [11:9], [7:6], [4:0]</td>
<td></td>
</tr>
<tr>
<td>ID_AA64ISAR1_EL1</td>
<td>RO</td>
<td>0x0000000001000001</td>
<td>B2.59 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1, EL1 on page B2-384</td>
</tr>
<tr>
<td>ID_AA64MMFR0_EL1</td>
<td>RO</td>
<td>0x000000000101122</td>
<td>B2.60 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0, EL1 on page B2-385</td>
</tr>
<tr>
<td>ID_AA64MMFR1_EL1</td>
<td>RO</td>
<td>0x0000000010212122</td>
<td>B2.61 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1 on page B2-387</td>
</tr>
<tr>
<td>ID_AA64MMFR2_EL1</td>
<td>RO</td>
<td>0x0000000000010111</td>
<td>B2.62 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2, EL1 on page B2-389</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr>
<td>--------------------</td>
<td>------</td>
<td>-------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ID_AA64PFR0_EL1</td>
<td>RO</td>
<td>UNK</td>
<td>B2.63 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1 on page B2-390</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0000000000000000</td>
<td>If Advanced-SIMD/FP has been configured then [23:20] and [19:16] report 001, otherwise they report 1111.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b1: 28, 13, 9, 5, 1</td>
<td>If the GICv4 interface is disabled (GICCDISABLE is high) [24] will read 0, otherwise it will read 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b0: [63:29], [27:25], [15:14], [12:10], [8:6], [4:2], 0</td>
<td></td>
</tr>
<tr>
<td>ID_AA64PFR1_EL1</td>
<td>RO</td>
<td>0x0000000000000001</td>
<td>B2.64 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1 on page B2-392</td>
</tr>
<tr>
<td>ID_AFR0_EL1</td>
<td>RO</td>
<td>0x00000000</td>
<td>B2.65 ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0, EL1 on page B2-393</td>
</tr>
<tr>
<td>ID_DFR0_EL1</td>
<td>RO</td>
<td>0x04010088</td>
<td>B2.66 ID_DFR0_EL1, AArch32 Debug Feature Register 0, EL1 on page B2-394</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bits [19:16] are 0x1 if ETM is implemented, and 0x0 otherwise.</td>
<td></td>
</tr>
<tr>
<td>ID_ISAR0_EL1</td>
<td>RO</td>
<td>0x02101110</td>
<td>B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396</td>
</tr>
<tr>
<td>ID_ISAR1_EL1</td>
<td>RO</td>
<td>0x13112111</td>
<td>B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398</td>
</tr>
<tr>
<td>ID_ISAR2_EL1</td>
<td>RO</td>
<td>0x21232042</td>
<td>B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400</td>
</tr>
<tr>
<td>ID_ISAR3_EL1</td>
<td>RO</td>
<td>0x01111213</td>
<td>B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402</td>
</tr>
<tr>
<td>ID_ISAR4_EL1</td>
<td>RO</td>
<td>0x00011142</td>
<td>B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404</td>
</tr>
<tr>
<td>ID_ISAR5_EL1</td>
<td>RO</td>
<td>0x00011121</td>
<td>B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ID_ISAR5 has the value 0x00010001 if the Cryptographic Extension is not implemented and enabled.</td>
<td></td>
</tr>
<tr>
<td>ID_ISAR6_EL1</td>
<td>RO</td>
<td>0x000000000000000</td>
<td>B2.73 ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1 on page B2-408</td>
</tr>
<tr>
<td>ID_MMFR0_EL1</td>
<td>RO</td>
<td>0x10201105</td>
<td>B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 on page B2-409</td>
</tr>
<tr>
<td>ID_MMFR1_EL1</td>
<td>RO</td>
<td>0x40000000</td>
<td>B2.75 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 on page B2-411</td>
</tr>
<tr>
<td>ID_MMFR2_EL1</td>
<td>RO</td>
<td>0x01260000</td>
<td>B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 on page B2-413</td>
</tr>
<tr>
<td>ID_MMFR3_EL1</td>
<td>RO</td>
<td>0x02122211</td>
<td>B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>------</td>
<td>---------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ID_MMFR4_EL1</td>
<td>RO</td>
<td>0x00021110</td>
<td>B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 on page B2-417</td>
</tr>
<tr>
<td>ID_PFR0_EL1</td>
<td>RO</td>
<td>0x00000131</td>
<td>B2.79 ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1 on page B2-419</td>
</tr>
<tr>
<td>ID_PFR1_EL1</td>
<td>RO</td>
<td>0x10011011</td>
<td>B2.80 ID_PFR1_EL1, AArch32 Processor Feature Register 1, EL1 on page B2-421</td>
</tr>
<tr>
<td>ID_PFR2_EL1</td>
<td>RO</td>
<td>0x00000011</td>
<td>B2.81 ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1 on page B2-423</td>
</tr>
<tr>
<td>LORID_EL1</td>
<td>RO</td>
<td>0x00000000040004</td>
<td>B2.85 LORID_EL1, Limited Order Region Identification Register, EL1 on page B2-428</td>
</tr>
<tr>
<td>MIDR_EL1</td>
<td>RO</td>
<td>0x412FD050</td>
<td>B2.89 MIDR_EL1, Main ID Register, EL1 on page B2-433</td>
</tr>
<tr>
<td>MPIDR_EL1</td>
<td>RO</td>
<td>Unknown: [29:25], [23:16], [10:8]</td>
<td>B2.90 MPIDR_EL1, Multiprocessor Affinity Register, EL1 on page B2-434</td>
</tr>
<tr>
<td>REVIDR_EL1</td>
<td>RO</td>
<td>0x00000000</td>
<td>B2.92 REVIDR_EL1, Revision ID Register, EL1 on page B2-437</td>
</tr>
<tr>
<td>VMPIDR_EL2</td>
<td>RW</td>
<td>-</td>
<td>Virtualization Multiprocessor ID Register EL2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The reset value is the value of MPIDR_EL1.</td>
</tr>
<tr>
<td>VPIDR_EL2</td>
<td>RW</td>
<td>-</td>
<td>Virtualization Core ID Register EL2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The reset value is the value of MIDR_EL1.</td>
</tr>
</tbody>
</table>

### Other system control registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR_EL1</td>
<td>RW</td>
<td>B2.5 ACTLR_EL1, Auxiliary Control Register, EL1 on page B2-304</td>
</tr>
<tr>
<td>ACTLR_EL2</td>
<td>RW</td>
<td>B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305</td>
</tr>
<tr>
<td>ACTLR_EL3</td>
<td>RW</td>
<td>B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307</td>
</tr>
<tr>
<td>CPACR_EL1</td>
<td>RW</td>
<td>B2.25 CPACR_EL1, Architectural Feature Access Control Register, EL1 on page B2-333</td>
</tr>
<tr>
<td>SCTLR_EL1</td>
<td>RW</td>
<td>B2.94 SCTLR_EL1, System Control Register, EL1 on page B2-439</td>
</tr>
<tr>
<td>SCTLR_EL3</td>
<td>RW</td>
<td>B2.96 SCTLR_EL3, System Control Register, EL3 on page B2-441</td>
</tr>
</tbody>
</table>
### Reliability, Availability, Serviceability (RAS) registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DISR_EL1</td>
<td>RW</td>
<td>B2.39 DISR_EL1, Deferred Interrupt Status Register, EL1 on page B2-358</td>
</tr>
<tr>
<td>ERRIDR_EL1</td>
<td>RW</td>
<td>B2.40 ERRIDR_EL1, Error ID Register, EL1 on page B2-360</td>
</tr>
<tr>
<td>ERRSELR_EL1</td>
<td>RW</td>
<td>B2.41 ERRSELR_EL1, Error Record Select Register, EL1 on page B2-361</td>
</tr>
<tr>
<td>ERXADDR_EL1</td>
<td>RW</td>
<td>B2.42 ERXADDR_EL1, Selected Error Record Address Register, EL1 on page B2-362</td>
</tr>
<tr>
<td>ERXCTLR_EL1</td>
<td>RW</td>
<td>B2.43 ERXCTLR_EL1, Selected Error Record Control Register, EL1 on page B2-363</td>
</tr>
<tr>
<td>ERXFR_EL1</td>
<td>RO</td>
<td>B2.44 ERXFR_EL1, Selected Error Record Feature Register, EL1 on page B2-364</td>
</tr>
<tr>
<td>ERXMISC0_EL1</td>
<td>RW</td>
<td>B2.45 ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1 on page B2-365</td>
</tr>
<tr>
<td>ERXMISC1_EL1</td>
<td>RW</td>
<td>B2.46 ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1 on page B2-366</td>
</tr>
<tr>
<td>ERXSTATUS_EL1</td>
<td>RW</td>
<td>B2.50 ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1 on page B2-372</td>
</tr>
<tr>
<td>ERXPFGCDNR_EL1</td>
<td>RW</td>
<td>B2.47 ERXPFGCDNR_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1 on page B2-367</td>
</tr>
<tr>
<td>ERXPFTLR_EL1</td>
<td>RW</td>
<td>B2.48 ERXPFTLR_EL1, Selected Error Pseudo Fault Generation Control Register, EL1 on page B2-369</td>
</tr>
<tr>
<td>ERXPFGFR_EL1</td>
<td>RO</td>
<td>B2.49 ERXPFGFR_EL1, Selected Pseudo Fault Generation Feature Register, EL1 on page B2-371</td>
</tr>
<tr>
<td>HCR_EL2</td>
<td>RW</td>
<td>B2.55 HCR_EL2, Hypervisor Configuration Register, EL2 on page B2-377</td>
</tr>
<tr>
<td>VDISR_EL2</td>
<td>RW</td>
<td>B2.105 VDISR_EL2, Virtual Deferred Interrupt Status Register, EL2 on page B2-455</td>
</tr>
<tr>
<td>VSESRL2</td>
<td>RW</td>
<td>B2.108 VSESRL2, Virtual SError Exception Syndrome Register on page B2-460</td>
</tr>
</tbody>
</table>

### Virtual Memory control registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMAIR_EL1</td>
<td>RW</td>
<td>B2.15 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register, EL1 on page B2-316</td>
</tr>
<tr>
<td>AMAIR_EL2</td>
<td>RW</td>
<td>B2.16 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2 on page B2-317</td>
</tr>
<tr>
<td>AMAIR_EL3</td>
<td>RW</td>
<td>B2.17 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3 on page B2-318</td>
</tr>
<tr>
<td>ATCR_EL1</td>
<td>RW</td>
<td>B2.18 ATCR_EL1, Auxiliary Translation Control Register, EL1 on page B2-319</td>
</tr>
<tr>
<td>ATCR_EL2</td>
<td>RW</td>
<td>B2.20 ATCR_EL2, Auxiliary Translation Control Register, EL2 on page B2-322</td>
</tr>
<tr>
<td>ATCR_EL12</td>
<td>-</td>
<td>B2.19 ATCR_EL12, Alias to Auxiliary Translation Control Register EL1 on page B2-321</td>
</tr>
<tr>
<td>ATCR_EL3</td>
<td>RW</td>
<td>B2.21 ATCR_EL3, Auxiliary Translation Control Register, EL3 on page B2-324</td>
</tr>
<tr>
<td>AVTCR_EL2</td>
<td>RW</td>
<td>B2.22 AVTCR_EL2, Auxiliary Virtualized Translation Control Register, EL2 on page B2-326</td>
</tr>
<tr>
<td>LORC_EL1</td>
<td>RW</td>
<td>B2.83 LORC_EL1, LORegion Control Register, EL1 on page B2-426</td>
</tr>
<tr>
<td>LOREA_EL1</td>
<td>RW</td>
<td>LORegion End Address Register EL1</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>---------------</td>
<td>------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>LORID_EL1</td>
<td>RO</td>
<td><em>B2.85 LORID_EL1, Limited Order Region Identification Register, EL1</em> on page B2-428</td>
</tr>
<tr>
<td>LORN_EL1</td>
<td>RW</td>
<td><em>B2.86 LORN_EL1, LORegion Number Register, EL1</em> on page B2-429</td>
</tr>
<tr>
<td>LORS_A_EL1</td>
<td>RW</td>
<td>LORegion Start Address Register EL1</td>
</tr>
<tr>
<td>TCR_EL1</td>
<td>RW</td>
<td><em>B2.97 TCR_EL1, Translation Control Register, EL1</em> on page B2-442</td>
</tr>
<tr>
<td>TCR_EL2</td>
<td>RW</td>
<td><em>B2.98 TCR_EL2, Translation Control Register, EL2</em> on page B2-444</td>
</tr>
<tr>
<td>TCR_EL3</td>
<td>RW</td>
<td><em>B2.99 TCR_EL3, Translation Control Register, EL3</em> on page B2-448</td>
</tr>
<tr>
<td>TTBR0_EL1</td>
<td>RW</td>
<td><em>B2.100 TTBR0_EL1, Translation Table Base Register 0, EL1</em> on page B2-450</td>
</tr>
<tr>
<td>TTBR0_EL2</td>
<td>RW</td>
<td><em>B2.101 TTBR0_EL2, Translation Table Base Register 0, EL2</em> on page B2-451</td>
</tr>
<tr>
<td>TTBR0_EL3</td>
<td>RW</td>
<td><em>B2.102 TTBR0_EL3, Translation Table Base Register 0, EL3</em> on page B2-452</td>
</tr>
<tr>
<td>TTBR1_EL1</td>
<td>RW</td>
<td><em>B2.103 TTBR1_EL1, Translation Table Base Register 1, EL1</em> on page B2-453</td>
</tr>
<tr>
<td>TTBR1_EL2</td>
<td>RW</td>
<td><em>B2.104 TTBR1_EL2, Translation Table Base Register 1, EL2</em> on page B2-454</td>
</tr>
<tr>
<td>VTTBR_EL2</td>
<td>RW</td>
<td><em>B2.110 VTTBR_EL2, Virtualization Translation Table Base Register, EL2</em> on page B2-463</td>
</tr>
</tbody>
</table>

**Virtualization registers**

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR_EL2</td>
<td>RW</td>
<td><em>B2.6 ACTLR_EL2, Auxiliary Control Register, EL2</em> on page B2-305</td>
</tr>
<tr>
<td>AFSR0_EL2</td>
<td>RW</td>
<td><em>B2.9 AFSR0_EL2, Auxiliary Fault Status Register 0, EL2</em> on page B2-310</td>
</tr>
<tr>
<td>AFSR1_EL2</td>
<td>RW</td>
<td><em>B2.12 AFSR1_EL2, Auxiliary Fault Status Register 1, EL2</em> on page B2-313</td>
</tr>
<tr>
<td>AMAIR_EL2</td>
<td>RW</td>
<td><em>B2.16 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2</em> on page B2-317</td>
</tr>
<tr>
<td>CPTR_EL2</td>
<td>RW</td>
<td><em>B2.26 CPTR_EL2, Architectural Feature Trap Register, EL2</em> on page B2-334</td>
</tr>
<tr>
<td>ESR_EL2</td>
<td>RW</td>
<td><em>B2.52 ESR_EL2, Exception Syndrome Register, EL2</em> on page B2-374</td>
</tr>
<tr>
<td>HACR_EL2</td>
<td>RW</td>
<td><em>B2.54 HACR_EL2, Hyp Auxiliary Configuration Register, EL2</em> on page B2-376</td>
</tr>
<tr>
<td>HCR_EL2</td>
<td>RW</td>
<td><em>B2.55 HCR_EL2, Hypervisor Configuration Register, EL2</em> on page B2-377</td>
</tr>
<tr>
<td>HPFAR_EL2</td>
<td>RW</td>
<td>Hypervisor IPA Fault Address Register EL2</td>
</tr>
<tr>
<td>TCR_EL2</td>
<td>RW</td>
<td><em>B2.98 TCR_EL2, Translation Control Register, EL2</em> on page B2-444</td>
</tr>
<tr>
<td>VMPIDR_EL2</td>
<td>RW</td>
<td>Virtualization Multiprocessor ID Register EL2</td>
</tr>
<tr>
<td>VPIDR_EL2</td>
<td>RW</td>
<td>Virtualization Core ID Register EL2</td>
</tr>
<tr>
<td>VSESR_EL2</td>
<td>RW</td>
<td><em>B2.108 VSESR_EL2, Virtual SError Exception Syndrome Register</em> on page B2-460</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>----------------</td>
<td>------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>VTCR_EL2</td>
<td>RW</td>
<td>B2.109 VTCR_EL2, Virtualization Translation Control Register, EL2 on page B2-462</td>
</tr>
<tr>
<td>VTTBR_EL2</td>
<td>RW</td>
<td>B2.110 VTTBR_EL2, Virtualization Translation Table Base Register, EL2 on page B2-463</td>
</tr>
</tbody>
</table>

**Exception and fault handling registers**

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AFSR0_EL1</td>
<td>RW</td>
<td>B2.8 AFSR0_EL1, Auxiliary Fault Status Register 0, EL1 on page B2-309</td>
</tr>
<tr>
<td>AFSR0_EL2</td>
<td>RW</td>
<td>B2.9 AFSR0_EL2, Auxiliary Fault Status Register 0, EL2 on page B2-310</td>
</tr>
<tr>
<td>AFSR0_EL3</td>
<td>RW</td>
<td>B2.10 AFSR0_EL3, Auxiliary Fault Status Register 0, EL3 on page B2-311</td>
</tr>
<tr>
<td>AFSR1_EL1</td>
<td>RW</td>
<td>B2.11 AFSR1_EL1, Auxiliary Fault Status Register 1, EL1 on page B2-312</td>
</tr>
<tr>
<td>AFSR1_EL2</td>
<td>RW</td>
<td>B2.12 AFSR1_EL2, Auxiliary Fault Status Register 1, EL2 on page B2-313</td>
</tr>
<tr>
<td>AFSR1_EL3</td>
<td>RW</td>
<td>B2.13 AFSR1_EL3, Auxiliary Fault Status Register 1, EL3 on page B2-314</td>
</tr>
<tr>
<td>DISR_EL1</td>
<td>RW</td>
<td>B2.39 DISR_EL1, Deferred Interrupt Status Register, EL1 on page B2-358</td>
</tr>
<tr>
<td>ESR_EL1</td>
<td>RW</td>
<td>B2.51 ESR_EL1, Exception Syndrome Register, EL1 on page B2-373</td>
</tr>
<tr>
<td>ESR_EL2</td>
<td>RW</td>
<td>B2.52 ESR_EL2, Exception Syndrome Register, EL2 on page B2-374</td>
</tr>
<tr>
<td>ESR_EL3</td>
<td>RW</td>
<td>B2.53 ESR_EL3, Exception Syndrome Register, EL3 on page B2-375</td>
</tr>
<tr>
<td>HPFAR_EL2</td>
<td>RW</td>
<td>Hypervisor IPA Fault Address Register EL2</td>
</tr>
<tr>
<td>IFSR32_EL2</td>
<td>RW</td>
<td>B2.82 IFSR32_EL2, Instruction Fault Status Register, EL2 on page B2-424</td>
</tr>
<tr>
<td>VDISR_EL2</td>
<td>RW</td>
<td>B2.105 VDISR_EL2, Virtual Deferred Interrupt Status Register, EL2 on page B2-455</td>
</tr>
<tr>
<td>VSESR_EL2</td>
<td>RW</td>
<td>B2.108 VSESR_EL2, Virtual SError Exception Syndrome Register on page B2-460</td>
</tr>
</tbody>
</table>

**Implementation defined registers**

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATCR_EL1</td>
<td>RW</td>
<td>B2.18 ATCR_EL1, Auxiliary Translation Control Register, EL1 on page B2-319.</td>
</tr>
<tr>
<td>ATCR_EL12</td>
<td>RW</td>
<td>B2.19 ATCR_EL12, Alias to Auxiliary Translation Control Register EL1 on page B2-321.</td>
</tr>
<tr>
<td>ATCR_EL2</td>
<td>RW</td>
<td>B2.20 ATCR_EL2, Auxiliary Translation Control Register, EL2 on page B2-322.</td>
</tr>
<tr>
<td>ATCR_EL3</td>
<td>RW</td>
<td>B2.21 ATCR_EL3, Auxiliary Translation Control Register, EL3 on page B2-324.</td>
</tr>
<tr>
<td>AVTCR_EL2</td>
<td>RW</td>
<td>B2.22 AVTCR_EL2, Auxiliary Virtualized Translation Control Register, EL2 on page B2-326.</td>
</tr>
<tr>
<td>CPUACTLR_EL1</td>
<td>RW</td>
<td>B2.28 CPUACTLR_EL1, CPU Auxiliary Control Register, EL1 on page B2-336</td>
</tr>
<tr>
<td>CPUCFR_EL1</td>
<td>RO</td>
<td>B2.29 CPUCFR_EL1, CPU Configuration Register, EL1 on page B2-338</td>
</tr>
<tr>
<td>CPECTRL_EL1</td>
<td>RW</td>
<td>B2.30 CPECTRL_EL1, CPU Extended Control Register, EL1 on page B2-340</td>
</tr>
<tr>
<td>CPUPCR_EL3</td>
<td>RW</td>
<td>B2.31 CPUPCR_EL3, CPU Private Control Register, EL3 on page B2-343</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>--------------------</td>
<td>------</td>
<td>------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>CPUPMR_EL3</td>
<td>RW</td>
<td>B2.32 CPUPMR_EL3, CPU Private Mask Register, EL3 on page B2-345</td>
</tr>
<tr>
<td>CPUPOR_EL3</td>
<td>RW</td>
<td>B2.33 CPUPOR_EL3, CPU Private Operation Register, EL3 on page B2-347</td>
</tr>
<tr>
<td>CPUPSELR_EL3</td>
<td>RW</td>
<td>B2.34 CPUPSELR_EL3, CPU Private Selection Register, EL3 on page B2-349</td>
</tr>
<tr>
<td>CPUPWRCTL_EL1</td>
<td>RW</td>
<td>B2.35 CPUPWRCTL_EL1, Power Control Register, EL1 on page B2-351</td>
</tr>
<tr>
<td>ERXPFGCDNR_EL1</td>
<td>RW</td>
<td>B2.47 ERXPFGCDNR_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1 on page B2-367</td>
</tr>
<tr>
<td>ERXPFGCTLR_EL1</td>
<td>RW</td>
<td>B2.48 ERXPFGCTLR_EL1, Selected Error Pseudo Fault Generation Control Register, EL1 on page B2-369</td>
</tr>
<tr>
<td>ERXPFGFR_EL1</td>
<td>RW</td>
<td>B2.49 ERXPFGFR_EL1, Selected Pseudo Fault Generation Feature Register, EL1 on page B2-371</td>
</tr>
</tbody>
</table>

The following table shows the 32-bit wide implementation defined Cluster registers. Details of these registers can be found in *Arm® DynamIQ™ Shared Unit Technical Reference Manual*

<table>
<thead>
<tr>
<th>Name</th>
<th>Copro</th>
<th>CRn</th>
<th>Opc1</th>
<th>CRm</th>
<th>Opc2</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLUSTERCFR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>0</td>
<td>32-bit</td>
<td>Cluster configuration register.</td>
</tr>
<tr>
<td>CLUSTERIDR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>1</td>
<td>32-bit</td>
<td>Cluster main revision ID.</td>
</tr>
<tr>
<td>CLUSTEREVIDR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>2</td>
<td>32-bit</td>
<td>Cluster ECO ID.</td>
</tr>
<tr>
<td>CLUSTERACTLRL_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>3</td>
<td>32-bit</td>
<td>Cluster auxiliary control register.</td>
</tr>
<tr>
<td>CLUSTERECTRL_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>4</td>
<td>32-bit</td>
<td>Cluster extended control register.</td>
</tr>
<tr>
<td>CLUSTERPWRCTL_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>5</td>
<td>32-bit</td>
<td>Cluster power control register.</td>
</tr>
<tr>
<td>CLUSTERPWRDN_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>6</td>
<td>32-bit</td>
<td>Cluster power down register.</td>
</tr>
<tr>
<td>CLUSTERPWRSTAT_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c3</td>
<td>7</td>
<td>32-bit</td>
<td>Cluster power status register.</td>
</tr>
<tr>
<td>CLUSTERTHREADSID_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>0</td>
<td>32-bit</td>
<td>Cluster thread scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERACPSID_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>1</td>
<td>32-bit</td>
<td>Cluster ACP scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERSTASHSID_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>2</td>
<td>32-bit</td>
<td>Cluster stash scheme ID register.</td>
</tr>
<tr>
<td>CLUSTERPARTCR_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>3</td>
<td>32-bit</td>
<td>Cluster partition control register.</td>
</tr>
<tr>
<td>CLUSTERBUSQOS_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>4</td>
<td>32-bit</td>
<td>Cluster bus QoS control register.</td>
</tr>
<tr>
<td>CLUSTERL3HIT_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>5</td>
<td>32-bit</td>
<td>Cluster L3 hit counter register.</td>
</tr>
<tr>
<td>CLUSTERL3MISS_EL1</td>
<td>3</td>
<td>c15</td>
<td>0</td>
<td>c4</td>
<td>6</td>
<td>32-bit</td>
<td>Cluster L3 miss counter register.</td>
</tr>
<tr>
<td>CLUSTERPM*_ELx</td>
<td>3</td>
<td>c15</td>
<td>0 or 6</td>
<td>c5-c6</td>
<td>0-7</td>
<td>32-bit or 64-bit</td>
<td>Cluster PMU registers</td>
</tr>
</tbody>
</table>

### Security

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACTLR_EL3</td>
<td>RW</td>
<td>B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307</td>
</tr>
<tr>
<td>AFSR0_EL3</td>
<td>RW</td>
<td>B2.10 AFSR0_EL3, Auxiliary Fault Status Register 0, EL3 on page B2-311</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>-----------</td>
<td>------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>AFSR1_EL3</td>
<td>RW</td>
<td><strong>B2.13</strong> AFSR1_EL3, Auxiliary Fault Status Register 1, EL3 on page B2-314</td>
</tr>
<tr>
<td>AMAIR_EL3</td>
<td>RW</td>
<td><strong>B2.17</strong> AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3 on page B2-318</td>
</tr>
<tr>
<td>CPTR_EL3</td>
<td>RW</td>
<td><strong>B2.27</strong> CPTR_EL3, Architectural Feature Trap Register, EL3 on page B2-335</td>
</tr>
<tr>
<td>MDCR_EL3</td>
<td>RW</td>
<td><strong>B2.88</strong> MDCR_EL3, Monitor Debug Configuration Register, EL3 on page B2-431</td>
</tr>
</tbody>
</table>

**Reset management registers**

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RVBAR_EL3</td>
<td>RW</td>
<td><strong>B2.93</strong> RVBAR_EL3, Reset Vector Base Address Register, EL3 on page B2-438</td>
</tr>
</tbody>
</table>

**Address registers**

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PAR_EL1</td>
<td>RW</td>
<td><strong>B2.91</strong> PAR_EL1, Physical Address Register, EL1 on page B2-436</td>
</tr>
</tbody>
</table>
ACTLR_EL1 provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.

**Bit field descriptions**
ACTLR_EL1 is a 64-bit register, and is part of:
- The Other system control registers functional group.
- The IMPLEMENTATION DEFINED functional group.

![ACTLR_EL1 bit assignments](image)

**RES0, [63:0]**

- **RES0** Reserved.

**Configurations**
AArch64 System register ACTLR_EL1 bits [31:0] are architecturally mapped to AArch32 System register ACTLR(NS). See *B1.5 ACTLR, Auxiliary Control Register* on page B1-133.

AArch64 System register ACTLR_EL1 bits [63:32] are architecturally mapped to AArch32 System register ACTLR2(S). See *B1.6 ACTLR2, Auxiliary Control Register 2* on page B1-135.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8*, for Armv8-A architecture profile.
B2.6 ACTLR_EL2, Auxiliary Control Register, EL2

The ACTLR_EL2 provides IMPLEMENTATION DEFINED configuration and control options for EL2.

Bit field descriptions
ACTLR_EL2 is a 64-bit register, and is part of:
- The Virtualization registers functional group.
- The Other system control registers functional group.
- The IMPLEMENTATION DEFINED functional group.

RES0, [63:13]
RES0 Reserved.

CLUSTERPMUEN, [12]
Performance Management Registers enable. The possible values are:
- 0 CLUSTERPM* registers are not write-accessible from a lower Exception level. This is the reset value.
- 1 CLUSTERPM* registers are write-accessible from EL1 Non-secure if they are write-accessible from EL2.

Scheme Management Registers enable. The possible values are:
- 0 Registers CLUSTERACPSID, CLUSTERSTASHSID, CLUSTERPARTCR, CLUSTERBUSQOS, and CLUSTERTHREADSIDOVR are not write-accessible from EL1 Non-secure. This is the reset value.
- 1 Registers CLUSTERACPSID, CLUSTERSTASHSID, CLUSTERPARTCR, CLUSTERBUSQOS, and CLUSTERTHREADSIDOVR are write-accessible from EL1 Non-secure if they are write-accessible from EL2.

TSIDEN, [10]
Thread Scheme ID Register enable. The possible values are:
- 0 Register CLUSTERTHREADSID is not write-accessible from EL1 Non-secure. This is the reset value.
- 1 Register CLUSTERTHREADSID is write-accessible from EL1 Non-secure if they are write-accessible from EL2.

RES0, [9:8]
RES0 Reserved.

PWREN, [7]
Power Control Registers enable. The possible values are:

0 Registers CPUPWRCTRLR, CLUSTERPWRCTRLR, CLUSTERPWRDN,
CLUSTERPWRSTAT, CLUSTERL3HIT and CLUSTERL3MISS are not write-accessible from EL1 Non-secure. This is the reset value.

1 Registers CPUPWRCTRLR, CLUSTERPWRCTRLR, CLUSTERPWRDN,
CLUSTERPWRSTAT, CLUSTERL3HIT and CLUSTERL3MISS are write-accessible from EL1 Non-secure if they are write-accessible from EL2.

RES0, [6]
RES0 Reserved.

ERXPFGEN, [5]
Error Record Registers enable. The possible values are:

0 ERXPFG* are not write-accessible from EL1 Non-secure. This is the reset value.

1 ERXPFG* are write-accessible from EL1 Non-secure if they are write-accessible from EL2.

RES0, [4:2]
RES0 Reserved.

ECTLRREN, [1]
Extended Control Registers enable. The possible values are:

0 CPUECTLR and CLUSTERECTLR are not write-accessible from EL1 Non-secure. This is the reset value.

1 CPUECTLR and CLUSTERECTLR are write-accessible from EL1 Non-secure if they are write-accessible from EL2.

ACTLRREN, [0]
Auxiliary Control Registers enable. The possible values are:

0 CPUACTLR and CLUSTERACTLR are not write-accessible from EL1 Non-secure. This is the reset value.

1 CPUACTLR and CLUSTERACTLR are write-accessible from EL1 Non-secure if they are write-accessible from EL2.

Configurations
ACTLR_EL2 bits [31:0] are architecturally mapped to the AArch32 HACTLR register. See B1.48 HACTLR, Hyp Auxiliary Control Register on page B1-200.


Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.7 ACTLR_EL3, Auxiliary Control Register, EL3

The ACTLR_EL3 provides IMPLEMENTATION DEFINED configuration and control options for EL3.

Bit field descriptions
ACTLR_EL3 is a 64-bit register, and is part of:
- The Other system control registers functional group.
- The Security registers functional group.
- The IMPLEMENTATION DEFINED functional group.

RES0, [63:13]

RES0 Reserved.

CLUSTERPMUEN, [12]
Performance Management Registers enable. The possible values are:
0 CLUSTERPM* registers are not write-accessible from a lower Exception level. This is the reset value.
1 CLUSTERPM* registers are write-accessible from EL2 and EL1 Secure.

Scheme Management Registers enable. The possible values are:
0 Registers CLUSTERACPSID, CLUSTERSTASHSID, CLUSTERPARTCR, CLUSTERBUSQOS, and CLUSTERTHREADSIDOVR are not write-accessible from EL2 and EL1 Secure. This is the reset value.
1 Registers CLUSTERACPSID, CLUSTERSTASHSID, CLUSTERPARTCR, CLUSTERBUSQOS, and CLUSTERTHREADSIDOVR are write-accessible from EL2 and EL1 Secure.

TSIDEN, [10]
Thread Scheme ID Register enable. The possible values are:
0 Register CLUSTERTHREADSID is not write-accessible from EL2 and EL1 Secure. This is the reset value.
1 Register CLUSTERTHREADSID is write-accessible from EL2 and EL1 Secure.

RES0, [9:8]
RES0 Reserved.

PWREN, [7]
Power Control Registers enable. The possible values are:

0  Registers CPUPWRCTRLR, CLUSTERPWRCTRLR, CLUSTERPWRDN,
    CLUSTERPWRSTAT, CLUSTERL3HIT and CLUSTERL3MISS are not write-
    accessible from EL2 and EL1 Secure. This is the reset value.
1  Registers CPUPWRCTRLR, CLUSTERPWRCTRLR, CLUSTERPWRDN,
    CLUSTERPWRSTAT, CLUSTERL3HIT and CLUSTERL3MISS are write-accessible
    from EL2 and EL1 Secure.

RES0, [6]
    RES0  Reserved.

ERXPFGEN, [5]
    Error Record Registers enable. The possible values are:
    0  ERXPFG* are not write-accessible from EL2 and EL1 Secure. This is the reset value.
    1  ERXPFG* are write-accessible from EL2 and EL1 Secure.

RES0, [4:2]
    RES0  Reserved.

ECTLREN, [1]
    Extended Control Registers enable. The possible values are:
    0  CPUECTRL and CLUSTERECTLR are not write-accessible from EL2 and EL1
        Secure. This is the reset value.
    1  CPUECTRL and CLUSTERECTLR are write-accessible from EL2 and EL1 Secure.

ACTLREN, [0]
    Auxiliary Control Registers enable. The possible values are:
    0  CPUACTLR and CLUSTERACTLR are not write-accessible from EL2 and EL1
        Secure. This is the reset value.
    1  CPUACTLR and CLUSTERACTLR are write-accessible from EL2 and EL1 Secure.

Configurations

AArch64 System register ACTLR_EL3 bits [31:0] is mapped to AArch32 register ACTLR (S).
See B1.5 ACTLR, Auxiliary Control Register on page B1-133.

AArch64 System register ACTLR_EL3 bits [63:32] is mapped to AArch32 register ACTLR2
(S). See B1.6 ACTLR2, Auxiliary Control Register 2 on page B1-135.

Bit fields and details that are not provided in this description are architecturally defined. See the
B2.8 AFSR0_EL1, Auxiliary Fault Status Register 0, EL1

AFSR0_EL1 provides additional IMPLEMENTATION DEFINED fault status information for exceptions that are taken to EL1. In the Cortex-A55 core, no additional information is provided for these exceptions. Therefore this register is not used.

**Bit field descriptions**

AFSR0_EL1 is a 32-bit register, and is part of:
- The Exception and fault handling registers functional group.
- The IMPLEMENTATION DEFINED functional group.

```
    31  |  30  |  29  |  28  |  27  |  26  |  25  |  24  |  23  |  22  |  21  |  20  |  19  |  18  |  17  |  16  |  15  |  14  |  13  |  12  |  11  |  10  |  9   |  8   |  7   |  6   |  5   |  4   |  3   |  2   |  1   |  0
```

RES0

**Figure B2-4 AFSR0_EL1 bit assignments**

RES0, [31:0]  
Reserved, RES0.

**Configurations**

AArch64 System register AFSR0_EL1 is architecturally mapped to AArch32 System register ADFSR. See B1.7 ADFSR, Auxiliary Data Fault Status Register on page B1-136.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.9 AFSR0_EL2, Auxiliary Fault Status Register 0, EL2

AFSR0_EL2 provides additional \texttt{IMPLEMENTATION DEFINED} fault status information for exceptions that are taken to EL2.

\textbf{Bit field descriptions}
AFSR0_EL2 is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Exception and fault handling registers functional group.
- The \texttt{IMPLEMENTATION DEFINED} functional group.

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{AFSR0_EL2_bit_assignments.png}
\caption{AFSR0_EL2 bit assignments}
\end{figure}

\textbf{RES0, [31:0]}
Reserved, \texttt{RES0}.

\textbf{Configurations}
AArch64 System register AFSR0_EL2 is architecturally mapped to AArch32 System register HADFSR. See \textit{B1.50 HADFSR, Hyp Auxiliary Data Fault Status Syndrome Register} on page B1-203.

Bit fields and details that are not provided in this description are architecturally defined. See the \textit{Arm}® \textit{Architecture Reference Manual Armv8, for Armv8-A architecture profile}. 
B2.10  AFSR0_EL3, Auxiliary Fault Status Register 0, EL3

AFSR0_EL3 provides additional IMPLEMENTATION DEFINED fault status information for exceptions that are taken to EL3. In the Cortex-A55 core, no additional information is provided for these exceptions. Therefore this register is not used.

Bit field descriptions
AFSR0_EL3 is a 32-bit register, and is part of:
• The Exception and fault handling registers functional group.
• The Security registers functional group.
• The IMPLEMENTATION DEFINED functional group.

RES0, [31:0]
Reserved, RES0.

Configurations
There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.11 AFSR1_EL1, Auxiliary Fault Status Register 1, EL1

AFSR1_EL1 provides additional IMPLEMENTATION DEFINED fault status information for exceptions that are taken to EL1. This register is not used in Cortex-A55.

**Bit field descriptions**

AFSR1_EL1 is a 32-bit register, and is part of:

- The Exception and fault handling registers functional group.
- The IMPLEMENTATION DEFINED functional group.

![AFSR1_EL1 bit assignments](image)

**RES0, [31:0]**

Reserved, RES0.

**Configurations**

AFSR1_EL1 is architecturally mapped to AArch32 register AIFSR. See *B1.10 AIFSR, Auxiliary Instruction Fault Status Register* on page B1-140.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
B2.12 AFSR1_EL2, Auxiliary Fault Status Register 1, EL2

AFSR1_EL2 provides additional IMPLEMENTATION DEFINED fault status information for exceptions that are taken to EL2. This register is not used in the Cortex-A55 core.

**Bit field descriptions**

AFSR1_EL2 is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Exception and fault handling registers functional group.
- The IMPLEMENTATION DEFINED functional group.

![AFSR1_EL2 bit assignments](image)

**RES0, [31:0]**

Reserved, RES0.

**Configurations**

AArch64 System register AFSR1_EL2 is architecturally mapped to AArch32 System register HAIFSR. See B1.51 HAIFSR, Hyp Auxiliary Instruction Fault Status Syndrome Register on page B1-204.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8*, for Armv8-A architecture profile.
B2.13 AFSR1_EL3, Auxiliary Fault Status Register 1, EL3

AFSR1_EL3 provides additional IMPLEMENTATION DEFINED fault status information for exceptions that are taken to EL3. This register is not used in the Cortex-A55 core.

Bit field descriptions
AFSR1_EL3 is a 32-bit register, and is part of:
• The Exception and fault handling registers functional group.
• The Security registers functional group.
• The IMPLEMENTATION DEFINED functional group.

Figure B2-9 AFSR1_EL3 bit assignments

RES0, [31:0]
Reserved, RES0.

Configurations
There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.14 AIDR_EL1, Auxiliary ID Register, EL1

AIDR_EL1 provides IMPLEMENTATION DEFINED identification information. This register is not used in the Cortex-A55 core.

Bit field descriptions
AIDR_EL1 is a 32-bit register, and is part of:
• The Identification registers functional group.
• The IMPLEMENTATION DEFINED functional group.

This register is Read Only.

RES0, [31:0]
Reserved, RES0.

Configurations
AIDR_EL1 is architecturally mapped to AArch32 register AIDR. See B1.9 AIDR, Auxiliary ID Register on page B1-139.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.15 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register, EL1

AMAIR_EL1 provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL1. This register is not used in the Cortex-A55 core.

**Bit field descriptions**

AMAIR_EL1 is a 64-bit register, and is part of:
- The Virtual memory control registers functional group.
- The IMPLEMENTATION DEFINED functional group.

![AMAIR_EL1 bit assignments](image)

**RES0, [63:0]**

Reserved, RES0.

**Configurations**

AArch64 System register AMAIR_EL1 bits [31:0] are architecturally mapped to AArch32 System register AMAIR0. See B1.11 AMAIR0, Auxiliary Memory Attribute Indirection Register 0 on page B1-141.

AArch64 System register AMAIR_EL1 bits [63:32] are architecturally mapped to AArch32 System register AMAIR1. See B1.12 AMAIR1, Auxiliary Memory Attribute Indirection Register 1 on page B1-142.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
B2.16 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register, EL2

AMAIR_EL2 provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL2. This register is not used in the Cortex-A55 core.

Bit field descriptions
AMAIR_EL2 is a 64-bit register, and is part of:
- The Virtualization registers functional group.
- The Virtual memory control registers functional group.
- The IMPLEMENTATION DEFINED functional group.

![AMAIR_EL2 bit assignments](image)

RES0, [63:0]
Reserved, RES0.

Configurations
AArch64 System register AMAIR_EL2 bits [31:0] are architecturally mapped to AArch32 System register HAMAIR0. See B1.52 HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0 on page B1-205.

AArch64 System register AMAIR_EL2 bits [63:32] are architecturally mapped to AArch32 System register HAMAIR1. See B1.53 HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1 on page B1-206.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.17 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register, EL3

AMAIR_EL3 provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL3. This register is not used in the Cortex-A55 core.

**Bit field descriptions**

AMAIR_EL3 is a 64-bit register, and is part of:

- The Virtual memory control registers functional group.
- The Security registers functional group.
- The IMPLEMENTATION DEFINED functional group.

![AMAIR_EL3 bit assignments](image)

**RES0, [63:0]**

Reserved, RES0.

**Configurations**

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
B2.18 ATCR_EL1, Auxiliary Translation Control Register, EL1

The ATCR_EL1 determines the values of PBHA on page table walks memory access in EL1 translation regime.

**Bit field descriptions**

ATCR_EL1 is a 64-bit register.

![ATCR_EL1 Bit Assignments](image)

Figure B2-14 ATCR_EL1 bit assignments

**[63:14]**

RES0.

**HWVAL160, [13]**

Indicates the value of PBHA[1] on page table walks memory access targeting the base address defined by TTBR1_EL1 if HWEN160 is set.

**HWVAL159, [12]**

Indicates the value of PBHA[0] on page table walks memory access targeting the base address defined by TTBR1_EL1 if HWEN159 is set.

**[11:10]**

RES0.

**HWVAL060, [9]**

Indicates the value of PBHA[1] page table walks memory access targeting the base address defined by TTBR0_EL1 if HWEN060 is set.

**HWVAL059, [8]**

Indicates the value of PBHA[1] page table walks memory access targeting the base address defined by TTBR0_EL1 if HWEN059 is set.

**[7:6]**

RES0.

**HWEN160, [5]**

Enables PBHA[1] page table walks memory access targeting the base address defined by TTBR1_EL1. If this bit is clear, PBHA[1] on page table walks is 0.

**HWEN159, [4]**

Enables PBHA[0] page table walks memory access targeting the base address defined by TTBR1_EL1. If this bit is clear, PBHA[0] on page table walks is 0.

**[3:2]**
HWEN060, [1]  
Enables PBHA[1] page table walks memory access targeting the base address defined by TTBR0_EL1. If this bit is clear, PBHA[1] on page table walks is 0.

HWEN059, [0]  
Enables PBHA[0] page table walks memory access targeting the base address defined by TTBR0_EL1. If this bit is clear, PBHA[0] on page table walks is 0.

Configurations  
AArch64 register ATCR_EL1 is mapped to AArch32 register ATTBCR (NS).
At EL2 with HCR_EL2.E2H set, accesses to ATCR_EL1 are remapped to access ATCR_EL2.

Usage constraints  
Accessing the ATCR_EL1  
To access the ATCR_EL1:

\[
\text{MRS Xt, S< 3 0 c15 c7 0> ; Read ATCR_EL1 into Xt} \\
\text{MSR S < 3 0 c15 c7 0 >, Xt ; Write Xt to ATCR_EL1}
\]

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>Op0</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>0</td>
<td>c15</td>
<td>c7</td>
<td>0</td>
</tr>
</tbody>
</table>

Accessibility  
ATCR_EL1 is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2H</td>
<td>TGE</td>
<td>NS</td>
</tr>
<tr>
<td>ATCR_EL1</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>ATCR_EL1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>ATCR_EL1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>ATCR_EL1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>ATCR_EL1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Note  
ATCR_EL1 is also accessible using ATCR_EL12 when HCR.EL2.E2H is set. See B2.19 ATCR_EL12, Alias to Auxiliary Translation Control Register EL1 on page B2-321.

Traps and enables  
Rules of traps and enables for this register are the same as TCR_EL1. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.19 **ATCR_EL12 , Alias to Auxiliary Translation Control Register EL1**

The ATCR_EL12 alias allows access to ATCR_EL1 at EL2 or EL3 when HCR_EL2.E2H is set to 1.

**Usage constraints**

**Accessing the ATCR_EL12**

To access the ATCR_EL1 using the ATCR_EL12 alias:

```
MRS Xt, S< 3 5 c15 c7 0> ; Read ATCR_EL12/ATCR_EL1 into Xt
MSR S< 3 5 c15 c7 0>, Xt ; Write Xt to ATCR_EL12/ATCR_EL1
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>Op0</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>5</td>
<td>15</td>
<td>7</td>
<td>0</td>
</tr>
</tbody>
</table>

**Accessibility**

ATCR_EL12 is accessible as follows:

<table>
<thead>
<tr>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>ATCR_EL12</td>
<td>x</td>
</tr>
<tr>
<td>ATCR_EL12</td>
<td>0</td>
</tr>
<tr>
<td>ATCR_EL12</td>
<td>0</td>
</tr>
<tr>
<td>ATCR_EL12</td>
<td>1</td>
</tr>
<tr>
<td>ATCR_EL12</td>
<td>1</td>
</tr>
</tbody>
</table>

**Traps and enables**

All traps associated with the ATCR_EL1 register that apply at EL2 or EL3 also apply to the ATCR_EL12 alias.

This alias is only accessible when HCR_EL2.E2H == 1.

When HCR_EL2.E2H == 0, access to this alias is **UNDEFINED**.
B2.20 ATCR_EL2, Auxiliary Translation Control Register, EL2

The ATCR_EL2 determines the values of PBHA on page table walks memory access in EL2 translation regime.

Bit field descriptions

ATCR_EL2 is a 64-bit register.

Figure B2-15 ATCR_EL2 bit assignments

<table>
<thead>
<tr>
<th>63:14</th>
<th>RES0</th>
</tr>
</thead>
</table>

HWVAL160, [13]
Indicates the value of PBHA[1] on page table walks memory access targeting the base address defined by TTBR1_EL2 if HWEN160 is set.

HWVAL159, [12]
Indicates the value of PBHA[0] on page table walks memory access targeting the base address defined by TTBR1_EL2 if HWEN159 is set.

[11:10] RES0.

HWVAL060, [9]
Indicates the value of PBHA[1] page table walks memory access targeting the base address defined by TTBR0_EL2 if HWEN060 is set.

HWVAL059, [8]
Indicates the value of PBHA[1] page table walks memory access targeting the base address defined by TTBR0_EL2 if HWEN059 is set.

[7:6] RES0.

HWEN160, [5]
Enables PBHA[1] page table walks memory access targeting the base address defined by TTBR1_EL2. If this bit is clear, PBHA[1] on page table walks is 0.

HWEN159, [4]
Enables PBHA[0] page table walks memory access targeting the base address defined by TTBR1_EL2. If this bit is clear, PBHA[0] on page table walks is 0.

[3:2]
RES0.

HWEN060, [1]
Enables PBHA[1] page table walks memory access targeting the base address defined by TTBR0_EL2. If this bit is clear, PBHA[1] on page table walks is 0.

HWEN059, [0]
Enables PBHA[0] page table walks memory access targeting the base address defined by TTBR0_EL2. If this bit is clear, PBHA[0] on page table walks is 0.

Configurations
AArch64 ATCR_EL2 register is architecturally mapped to AArch32 register AHTCR.

Usage constraints
Accessing the ATCR_EL2
To access the ATCR_EL2:

MRS Xt, < 3 4 <c15 c7 0> ; Read ATCR_EL2 into Xt
MSR < 3 4 <c15 c7 0> , Xt ; Write Xt to ATCR_EL2

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>Op0</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>4</td>
<td>c15</td>
<td>c7</td>
<td>0</td>
</tr>
</tbody>
</table>

Accessibility
ATCR_EL2 is accessible as follows:

<table>
<thead>
<tr>
<th>EL0 (NS)</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>
B2.21 ATCR_EL3, Auxiliary Translation Control Register, EL3

The ATCR_EL3 determines the values of PBHA on page table walks memory access in EL3 translation regime.

**Bit field descriptions**

ATCR_EL3 is a 64-bit register.

![Diagram of ATCR_EL3 bit assignments](image)

**Figure B2-16 ATCR_EL3 bit assignments**

**[63:10]**

**RES0.**

**HWVAL60, [9]**

Indicates the value of PBHA[1] page table walks memory access if HWEN60 is set.

**HWVAL59, [8]**

Indicates the value of PBHA[1] page table walks memory access if HWEN59 is set.

**[7:2]**

**RES0.**

**HWEN60, [1]**

Enables PBHA[1] page table walks memory access. If this bit is clear, PBHA[1] on page table walks is 0.

**HWEN59, [0]**

Enables PBHA[0] page table walks memory access. If this bit is clear, PBHA[0] on page table walks is 0.

**Configurations**

AArch64 register ATCR_EL3 is architecturally mapped to AArch32 register ATCR (S).

**Usage constraints**

Accessing the ATCR_EL3

To access the ATCR_EL3:

```
MRS Xt , < 3 6 c15 c7 0 > ; Read ATCR_EL3 into Xt
MSR S < 3 6 c15 c7 0 > , Xt ; Write Xt to ATCR_EL3
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>Op0</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>6</td>
<td>c15</td>
<td>c7</td>
<td>0</td>
</tr>
</tbody>
</table>
Accessibility

ATCR_EL3 is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>
B2.22 AVTCR_EL2, Auxiliary Virtualized Translation Control Register, EL2

The AVTCR_EL2 determines the values of PBHA on stage 2 page table walks memory access in EL1 Non-secure translation regime if stage 2 is enable.

Bit field descriptions

AVTCR_EL2 is a 64-bit register.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[63:10]</td>
<td>RES0</td>
</tr>
<tr>
<td>[9]</td>
<td>HWVAL60</td>
</tr>
<tr>
<td></td>
<td>Indicates the value of PBHA[1] page table walks memory access if HWEN60 is set.</td>
</tr>
<tr>
<td>[8]</td>
<td>HWVAL59</td>
</tr>
<tr>
<td></td>
<td>Indicates the value of PBHA[1] page table walks memory access if HWEN59 is set.</td>
</tr>
<tr>
<td>[7:2]</td>
<td>RES0</td>
</tr>
<tr>
<td>[1]</td>
<td>HWEN60</td>
</tr>
<tr>
<td></td>
<td>Enables PBHA[1] page table walks memory access. If this bit is clear, PBHA[1] on page table walks is 0.</td>
</tr>
<tr>
<td>[0]</td>
<td>HWEN59</td>
</tr>
<tr>
<td></td>
<td>Enables PBHA[0] page table walks memory access. If this bit is clear, PBHA[0] on page table walks is 0.</td>
</tr>
</tbody>
</table>

Configurations

AArch64 register AVTCR_EL2 is architecturally mapped to AArch32 register AVTCR.

Usage constraints

Accessing the AVTCR_EL2

To access the AVTCR_EL2:

```assembly
MRS Xt, S< 3 4 c15 c7 1> ; Read AVTCR_EL2 into Xt
MSR S < 3 4 c15 c7 1 >, Xt ; Write Xt to AVTCR_EL2
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>Op0</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>4</td>
<td>c15</td>
<td>c7</td>
<td>1</td>
</tr>
</tbody>
</table>
Accessibility

AVTCR_EL2 is accessible as follows:

<table>
<thead>
<tr>
<th></th>
<th>EL0</th>
<th>EL1 (NS)</th>
<th>EL1 (S)</th>
<th>EL2</th>
<th>EL3 (SCR.NS=1)</th>
<th>EL3 (SCR.NS=0)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>
B2.23 CCSIDR_EL1, Cache Size ID Register, EL1

The CCSIDR_EL1 provides information about the architecture of the currently selected cache.

**Bit field descriptions**

CCSIDR_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

![CCSIDR_EL1 bit assignments](image)

**WT, [31]**

Indicates whether the selected cache level supports Write-Through:

0  Cache Write-Through is not supported at any level.

For more information about encoding, see *CCSIDR_EL1 encodings* on page B2-329.

**WB, [30]**

Indicates whether the selected cache level supports Write-Back. Permitted values are:

0  Write-Back is not supported.

1  Write-Back is supported.

For more information about encoding, see *CCSIDR_EL1 encodings* on page B2-329.

**RA, [29]**

Indicates whether the selected cache level supports read-allocation. Permitted values are:

0  Read-allocation is not supported.

1  Read-allocation is supported.

For more information about encoding, see *CCSIDR_EL1 encodings* on page B2-329.

**WA, [28]**

Indicates whether the selected cache level supports write-allocation. Permitted values are:

0  Write-allocation is not supported.

1  Write-allocation is supported.

For more information about encoding, see *CCSIDR_EL1 encodings* on page B2-329.

**NumSets, [27:13]**

(Number of sets in cache) - 1. Therefore, a value of 0 indicates one set in the cache. The number of sets does not have to be a power of 2.

For more information about encoding, see *CCSIDR_EL1 encodings* on page B2-329.
Associativity, [12:3]

(Associativity of cache) - 1. Therefore, a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.

For more information about encoding, see CCSIDR_EL1 encodings on page B2-329.

LineSize, [2:0]

(Log₂(Number of bytes in cache line)) - 4. For example:

Indicates the (log₂ (number of words in cache line)) - 2:

For a line length of 16 bytes: Log₂(16) = 4, LineSize entry = 0. This is the minimum line length.

For a line length of 32 bytes: Log₂(32) = 5, LineSize entry = 1.

For more information about encoding, see CCSIDR_EL1 encodings on page B2-329.

Configurations

CCSIDR_EL1 is architecturally mapped to AArch32 register CCSIDR. See B1.15 CCSIDR, Cache Size ID Register on page B1-147.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

CCSIDR_EL1 encodings

The following table shows the individual bit field and complete register encodings for the CCSIDR_EL1.

<table>
<thead>
<tr>
<th>CSSEL R</th>
<th>Cache</th>
<th>Size</th>
<th>Complete register encoding</th>
<th>Register bit field encoding</th>
<th>NumSets</th>
<th>Associativity</th>
<th>LineSize</th>
</tr>
</thead>
<tbody>
<tr>
<td>Level</td>
<td>InD</td>
<td></td>
<td></td>
<td>WT</td>
<td>WB</td>
<td>RA</td>
<td>WA</td>
</tr>
<tr>
<td>0b000</td>
<td>0b0</td>
<td>L1 Data cache</td>
<td>16KB</td>
<td>7007E01A</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>32KB</td>
<td>700FE01A</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>64KB</td>
<td>701FE01A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b000</td>
<td>0b1</td>
<td>L1 Instruction cache</td>
<td>16KB</td>
<td>2007E01A</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>32KB</td>
<td>200FE01A</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>64KB</td>
<td>201FE01A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b001</td>
<td>0b0</td>
<td>L2 cache</td>
<td>Not present</td>
<td>See following Note.</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>64KB</td>
<td>701FE01A</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>128KB</td>
<td>703FE01A</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>256KB</td>
<td>707FE01A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0b001</td>
<td>0b1</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

CCSIDR_EL1 encodings

The following table shows the individual bit field and complete register encodings for the CCSIDR_EL1.

Table B2-6 CCSIDR encodings
Table B2-6  CCSIDR encodings (continued)

<table>
<thead>
<tr>
<th>CSSELR</th>
<th>Cache</th>
<th>Size</th>
<th>Complete register encoding</th>
<th>Register bit field encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b010</td>
<td>0b0</td>
<td>L3 cache</td>
<td>256KB 701FE07A</td>
<td>0 1 1 1 00F 00F 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>512KB 703FE07A</td>
<td>01F 00F 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1MB 707FE07A</td>
<td>03F 00F 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2MB 70FFE07A</td>
<td>07F 00F 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4MB 71FFE07A</td>
<td>0FF 00F 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>8MB 73FFE07A</td>
<td>1FF 00F 2</td>
</tr>
<tr>
<td>0b0101 - 0b1111</td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

**Note**

If no L2 cache is present the core uses L3 cache as L2, and the L3 encodings apply.
B2.24 CLIDR_EL1, Cache Level ID Register, EL1

The CLIDR_EL1 identifies the type of cache, or caches, implemented at each level, up to a maximum of seven levels.

It also identifies the *Level of Coherency* (LoC) and *Level of Unification* (LoU) for the cache hierarchy.

**Bit field descriptions**

CLIDR_EL1 is a 64-bit register, and is part of the Identification registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>Bit field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63:33</td>
<td>RES0 Reserved.</td>
</tr>
<tr>
<td>32:30</td>
<td>ICB Inner cache boundary. This field indicates the boundary between the inner and the outer domain:</td>
</tr>
<tr>
<td>29:27</td>
<td>LoUU Indicates the Level of Unification Uniprocessor for the cache hierarchy:</td>
</tr>
<tr>
<td>26:24</td>
<td>LoC Indicates the Level of Coherency for the cache hierarchy:</td>
</tr>
<tr>
<td>23:21</td>
<td>LoUIS Indicates the <em>Level of Unification Inner Shareable</em> (LoUIS) for the cache hierarchy.</td>
</tr>
<tr>
<td>20:9</td>
<td>RES0 No cache at levels L7 down to L4.</td>
</tr>
</tbody>
</table>

**Figure B2-19 CLIDR_EL1 bit assignments**

RES0, [63:33]  
RES0 Reserved.

ICB, [32:30]  
Inner cache boundary. This field indicates the boundary between the inner and the outer domain:
001 L1 cache is the highest inner level.  
010 L2 cache is the highest inner level.  
011 L3 cache is the highest inner level.

LoUU, [29:27]  
Indicates the Level of Unification Uniprocessor for the cache hierarchy:
000 No levels of cache need to cleaned or invalidated when cleaning or invalidating to the Point of Unification. This is the value if no cache are configured.

LoC, [26:24]  
Indicates the Level of Coherency for the cache hierarchy:
001 L2 and L3 cache are not implemented.  
010 L2 or L3 cache is not implemented.  
011 L2 and L3 cache are implemented.

LoUIS, [23:21]  
Indicates the *Level of Unification Inner Shareable* (LoUIS) for the cache hierarchy.
0b000 No levels of cache need to be cleaned or invalidated when cleaning or invalidating to the Point of Unification.

RES0, [20:9]  
No cache at levels L7 down to L4.  
RES0 Reserved.
Ctype3, [8:6]

Indicates the type of cache if the cluster implements L3 cache. If present, unified instruction and data caches at Level-3:

- 000 L2 or L3 cache is not implemented.
- 100 L2 and L3 cache are implemented.

If Ctype2 has a value of 3b000, the value of Ctype3 must be ignored.

Ctype2, [5:3]

Indicates the type of cache if the core implements L2 cache. If present, unified instruction and data caches at Level-2:

- 000 L2 and L3 cache are not implemented.
- 100 L2 or L3 cache is implemented as a unified cache.

Ctype1, [2:0]

Indicates the type of cache implemented at L1:

- 011 Separate instruction and data caches at L1.

Configurations

CLIDR_EL1 is architecturally mapped to AArch32 register CLIDR. See B1.16 CLIDR, Cache Level ID Register on page B1-150.
The CPACR_EL1 controls access to Advanced SIMD and floating-point functionality from EL0, EL1, and EL3.

**Bit field descriptions**

CPACR_EL1 is a 32-bit register, and is part of the Other system control registers functional group.

```
  | 31 | 22 21 20 19 |   |   |   |   | 0 |
  |____|___________|   |   |   |   |____|
      FPEN

RES0
```

**RES0, [31:22]**

Reserved.

**FPEN, [21:20]**

Traps instructions that access registers associated with Advanced SIMD and floating-point execution to trap to EL1 when executed from EL0 or EL1. The possible values are:

- **0b00**: Trap any instruction in EL0 or EL1 that uses registers associated with Advanced SIMD and floating-point execution. The reset value is 0b00.
- **0b01**: Trap any instruction in EL0 that uses registers associated with Advanced SIMD and floating-point execution. Instructions in EL1 are not trapped.
- **0b10**: Trap any instruction in EL0 or EL1 that uses registers associated with Advanced SIMD and floating-point execution.
- **0b11**: No instructions are trapped.

This field is RES0 if Advanced SIMD and floating-point are not implemented.

**RES0, [19:0]**

Reserved.

**Configurations**

CPACR_EL1 is architecturally mapped to AArch32 register CPACR. See B1.17 CPACR, Architectural Feature Access Control Register on page B1-152.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.26 CPTR_EL2, Architectural Feature Trap Register, EL2

The CPTR_EL2 controls trapping to EL2 for accesses to CPACR, trace functionality and registers associated with Advanced SIMD and floating-point execution. It also controls EL2 access to this functionality.

**Bit field descriptions**

CPTR_EL2 is a 32-bit register, and is part of the Virtualization registers functional group.

![Figure B2-21 CPTR_EL2 bit assignments](image)

- **TTA, [20]**
  - Trap Trace Access.
  - This bit is not implemented. RES0.

**Configurations**

- CPTR_EL2 is architecturally mapped to AArch32 register HCPTR.
- RW fields in this register reset to **UNKNOWN** values.
- Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
**B2.27 CPTR_EL3, Architectural Feature Trap Register, EL3**

The CPTR_EL3 controls trapping to EL3 of access to CPACR_EL1, CPTR_EL2, trace functionality and registers associated with Advanced SIMD and floating-point execution.

It also controls EL3 access to trace functionality and registers associated with Advanced SIMD and floating-point execution.

**Bit field descriptions**

CPTR_EL3 is a 32-bit register, and is part of the Security registers functional group.

![Figure B2-22 CPTR_EL3 bit assignments](image)

**TTA, [20]**

Trap Trace Access.

Not implemented. RES0.

**TFP, [10]**

This causes instructions that access the registers that are associated with Advanced SIMD or floating-point execution to trap to EL3 when executed from any Exception level, unless trapped to EL1 or EL2. The possible values are:

- **0**: Does not cause any instruction to be trapped. This is the reset value if the Advanced SIMD and floating-point support is implemented.
- **1**: Causes any instructions that use the registers that are associated with Advanced SIMD or floating-point execution to be trapped. This is always the value if the Advanced SIMD and floating-point support is not implemented.

**Configurations**

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.
B2.28 CPUACTLR_EL1, CPU Auxiliary Control Register, EL1

The CPUACTLR_EL1 provides implementation defined configuration and control options for the core.

Bit field descriptions
CPUACTLR_EL1 is a 64-bit register, and is part of the implementation defined registers functional group.

| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Reserved |

Figure B2-23 CPUACTLR_EL1 bit assignments

Reserved, [63:0]
Reserved for Arm internal use.

Configurations
CPUACTLR_EL1 is:
- Common to the Secure and Non-secure states.
- Mapped to the AArch32 CPUACTLR register. See B1.18 CPUACTLR, CPU Auxiliary Control Register on page B1-153.

Usage constraints
Accessing the CPUACTLR_EL1
The CPU Auxiliary Control Register can be written only when the system is idle. Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Setting many of these bits can cause significantly lower performance on your code. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register is accessible as follows:

This register can be read with the MRS instruction using the following syntax:

MRS <Xt>,<systemreg>

This register can be written with the MSR instruction using the following syntax:

MSR <systemreg>, <Xt>

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3_0_C15_C1_0</td>
<td>11</td>
<td>000</td>
<td>1111</td>
<td>0001</td>
<td>000</td>
</tr>
</tbody>
</table>

Accessibility
This register is accessible in software as follows:
'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.

**Traps and enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization* in the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.29 CPUCFR_EL1, CPU Configuration Register, EL1

The CPUCFR_EL1 provides configuration information for the core.

**Bit field descriptions**

CPUCFR_EL1 is a 32-bit register, and is part of the IMPLEMENTATION DEFINED registers functional group. This register is Read Only.

![Figure B2-24 CPUCFR_EL1 bit assignments](image)

**RES0, [31:3]**

Reserved, RES0.

**SCU, [2]**

Indicates whether the SCU is present or not. The value is:

- 0: The SCU is present.

**ECC, [1:0]**

Indicates whether ECC is present or not. The possible values are:

- 00: ECC is not present.
- 01: ECC is present.

**Configurations**

CPUCFR_EL1 is architecturally mapped to AArch32 register CPUCFR. See B1.19 CPUCFR, CPU Configuration Register on page B1-155.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

**Usage constraints**

**Accessing the CPUCFR_EL1**

This register can be read with the MRS instruction using the following syntax:

```
MRS <Xt>,<systemreg>
```

To access the CPUCFR_EL1:

```
MRS <Xt>, CPUCFR_EL1 ; Read CPUCFR_EL1 into Xt
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3_0_C15_C0_0</td>
<td>11</td>
<td>000</td>
<td>1111</td>
<td>0000</td>
<td>000</td>
</tr>
</tbody>
</table>
Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>S3_0_C15_C0_0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3_0_C15_C0_0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3_0_C15_C0_0</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.
B2.30 CPUECTLR_EL1, CPU Extended Control Register, EL1

The CPUECTLR_EL1 provides extra implementation defined configuration and control options for the core.

**Bit field descriptions**

CPUECTLR_EL1 is a 64-bit register, and is part of the 64-bit registers functional group.

![CPUECTLR_EL1 bit assignments](image)

**RES0, [63:40]**

RES0 Reserved.

**ATOM, [39:38]**

00 Atomic instructions are performed near if they hit in the cache in a unique state, or far if they miss or are shared. For more details, see *A6.4.1 Memory system implementation on page A6-80*. This is the default.

01 Force all cacheable atomic instructions to be executed near, in the L1 cache.

10 Force most cacheable atomic instructions to be executed far, in the L3 cache or beyond.

11 Force cacheable load atomics, including SWP and CAS, to be executed near, in the L1 cache. Store atomics are performed near if they hit in the cache in a unique state, or far if they miss or are shared.

**L2FLUSH, [37]**

0 L2 cache flushes, for example during a core powerdown sequence, cause clean lines to be allocated into the L3 cache rather than discarding them. This can improve performance if it is known that the data is likely to be used soon by another core.

**RES0, [36:31]**

RES0 Reserved.

**L3WSCTL, [30:29]**

Write streaming no-L3-allocate threshold. The possible values are:

00 128th consecutive streaming cache line does not allocate in the L1, L2, or L3 cache.

01 1024th consecutive streaming cache line does not allocate in the L1, L2, or L3 cache. This is the reset value.

10 4096th consecutive streaming cache line does not allocate in the L1, L2, or L3 cache.

11 Disables streaming. All write-allocate lines allocate in the L1, L2, or L3 cache.
L2WSCTL, [28:27]
Write streaming no-L2-allocate threshold. The possible values are:

00  16th consecutive streaming cache line does not allocate in the L1 or L2 cache.
01  128th consecutive streaming cache line does not allocate in the L1 or L2 cache. This is the reset value.
10  512th consecutive streaming cache line does not allocate in the L1 or L2 cache.
11  Disables streaming. All write-allocate lines allocate in the L1 or L2 cache.

L1WSCTL, [26:25]
Write streaming no-L1-allocate threshold. The possible values are:

00  4th consecutive streaming cache line does not allocate in the L1 cache. This is the reset value.
01  64th consecutive streaming cache line does not allocate in the L1 cache.
10  128th consecutive streaming cache line does not allocate in the L1
11  Disables streaming. All write-allocate lines allocate in the L1 cache.

RES0, [24:16]
RES0  Reserved.

L1PCTL, [15:13]
L1 Data prefetch control. The value of the L1PCTL field determines the maximum number of outstanding data prefetches allowed in the L1 memory system (not counting the data prefetches generated by software load/PLD instructions).

000  Prefetch disabled.
001  1 outstanding prefetch allowed.
010  2 outstanding prefetches allowed.
011  3 outstanding prefetches allowed.
100  4 outstanding prefetches allowed.
101  5 outstanding prefetches allowed. This is the reset value.
110  6 outstanding prefetches allowed.
111  7 outstanding prefetches allowed.

L3PCTL, [12:10]
L3 Data prefetch control. The value of the L3PCTL field determines the approximate distance between the L1 prefetcher and requests sent to the L3 memory system. Increasing this distance may improve performance on systems with higher latency to main memory, but increasing it too far can reduce performance.

Note
The L3 memory system may have more outstanding access to the system than this number.

000  Fetch 16 lines ahead.
001  Fetch 32 lines ahead.
010  Reserved.
011  Reserved.
100  Disable L3 prefetching.
101  Fetch 2 lines ahead.
110  Fetch 4 lines ahead.
111  Fetch 8 lines ahead. This is the reset value.

RES0, [9:1]
RES0  Reserved.

EXTLLC, [0]
0  Indicates that an external Last-level cache is present in the system, and that the DataSource field on the master CHI interface indicates when data is returned from the LLC. This is used to control how the LL_CACHE* PMU events count.

Configurations
The CPUECTLRL_EL1 is mapped to the AArch32 CPUECTLR register. See B1.20 CPUECTLR, CPU Extended Control Register on page B1-157.

Usage constraints
Accessing the CPUECTLRL_EL1
The CPUECTLRL_EL1 can be written dynamically.
This register is accessible as follows:
This register can be read with the MRS instruction using the following syntax:
MRS <Xt>,<systemreg>
This register can be written with the MRS instruction using the following syntax:
MSR <systemreg>, <Xt>
This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPUECTLRL_EL1</td>
<td>11</td>
<td>000</td>
<td>111</td>
<td>0001</td>
<td>100</td>
</tr>
</tbody>
</table>

Accessibility
This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>CPUECTLRL_EL1</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>CPUECTLRL_EL1</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>CPUECTLRL_EL1</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.

Traps and enables
For a description of the prioritization of any generated exceptions, see Synchronous exception prioritization in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.31 CPUPCR_EL3, CPU Private Control Register, EL3

The CPUPCR_EL3 provides IMPLEMENTATION DEFINED configuration and control options for the core.

Bit field descriptions

CPUPCR_EL3 is a 64-bit register, and is part of the IMPLEMENTATION DEFINED registers functional group.

```
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| Reserved |
```

Figure B2-26 CPUPCR_EL3 bit assignments

Reserved, [63:0]

Reserved for Arm internal use.

Configurations

CPUPCR_EL3 is:

- Only accessible in Secure state.
- Mapped to the AArch32 CPUPCR register. See B1.21 CPUPCR, CPU Private Control Register on page B1-161.

Usage constraints

Accessing the CPUPCR_EL3

The CPUPCR_EL3 can be written only when the system is idle. Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Writing to this register might cause UNPREDICTABLE behaviors. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register is accessible as follows:

This register can be read with the MRS instruction using the following syntax:

```
MRS <Xt>,<systemreg>
```

This register can be written with the MSR instruction using the following syntax:

```
MSR <systemreg>, <Xt>
```

This syntax is encoded with the following settings in the instruction encoding:

```
<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3_6_C15_8_1</td>
<td>11</td>
<td>110</td>
<td>1111</td>
<td>1000</td>
<td>001</td>
</tr>
</tbody>
</table>
```

Accessibility

This register is accessible in software as follows:

```
<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>S3_6_C15_8_1</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3_6_C15_8_1</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3_6_C15_8_1</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>
```
'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.

**Traps and enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization* in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.32 CPUPMR_EL3, CPU Private Mask Register, EL3

The CPUPMR_EL3 provides IMPLEMENTATION DEFINED configuration and control options for the core.

**Bit field descriptions**

CPUPMR_EL3 is a 64-bit register, and is part of the IMPLEMENTATION DEFINED registers functional group.

```
+------------------+-
| Reserved          |
+------------------+-
| [63:0] Reserved, |
+------------------+-
```

*Reserved, [63:0]*

Reserved for Arm internal use.

**Configurations**

CPUPMR_EL3 is:

- Only accessible from Secure state.
- Mapped to the AArch32 CPUPMR register. See B1.22 CPUPMR, CPU Private Mask Register on page B1-163.

**Usage constraints**

**Accessing the CPUPMR_EL3**

The CPUPMR_EL3 can be written only when the system is idle. Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Writing to this register might cause UNPREDICTABLE behaviors. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register is accessible as follows:

- This register can be read with the MRS instruction using the following syntax:
  
  \[ MRS \ 
  \text{<Xt>},\<systemreg> \]

- This register can be written with the MSR instruction using the following syntax:
  
  \[ MSR \ <systemreg>, \ <Xt> \]

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3..C15..8..3</td>
<td>11</td>
<td>110</td>
<td>1111</td>
<td>1000</td>
<td>011</td>
</tr>
</tbody>
</table>

**Accessibility**

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>S3..C15..8..3</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3..C15..8..3</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3..C15..8..3</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>
'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.

**Traps and enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization* in the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.33 CPUPOR_EL3, CPU Private Operation Register, EL3

The CPUPOR_EL3 provides implementation-defined configuration and control options for the core.

Bit field descriptions
CPUPOR_EL3 is a 64-bit register, and is part of the implementation-defined registers functional group.

| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |

Reserved

Figure B2-28 CPUPOR_EL3 bit assignments

Reserved, [63:0]
Reserved for Arm internal use.

Configurations
CPUPOR_EL3 is:
- Only accessible in Secure state.
- Mapped to the AArch32 CPUPOR register. See B1.23 CPUPOR, CPU Private Operation Register on page B1-165.

Usage constraints
Accessing the CPUPOR_EL3
The CPUPOR_EL3 can be written only when the system is idle. Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.
Writing to this register might cause unpredictable behaviors. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.
This register is accessible as follows:
This register can be read with the MRS instruction using the following syntax:
MRS <Xt>,<systemreg>
This register can be written with the MSR instruction using the following syntax:
MSR <systemreg>, <Xt>
This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3_C15_8_2</td>
<td>11</td>
<td>110</td>
<td>111</td>
<td>1000</td>
<td>010</td>
</tr>
</tbody>
</table>

Accessibility
This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>S3_C15_8_2</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3_C15_8_2</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3_C15_8_2</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>
'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.

**Traps and enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization* in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8-A architecture profile.
B2.34 CPUPSELR_EL3, CPU Private Selection Register, EL3

The CPUPSELR_EL3 provides implementation defined configuration and control options for the core.

**Bit field descriptions**

CPUPSELR_EL3 is a 32-bit register, and is part of the implementation defined registers functional group.

<table>
<thead>
<tr>
<th>31</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure B2-29  CPUPSELR_EL3 bit assignments

Reserved, [31:0]

Reserved for Arm internal use.

**Configurations**

CPUPSELR_EL3 is:
- Only accessible in Secure state.
- Mapped to the AArch32 CPUPSELR register. See B1.24 CPUPSELR, CPU Private Selection Register on page B1-167.

**Usage constraints**

**Accessing the CPUPSELR_EL3**

The CPUPSELR_EL3 can be written only when the system is idle. Arm recommends that you write to this register after a powerup reset, before the MMU is enabled.

Writing to this register might cause unpredictable behaviors. Therefore, Arm strongly recommends that you do not modify this register unless directed by Arm.

This register is accessible as follows:

This register can be read with the MRS instruction using the following syntax:

```
MRS <xt>,<systemreg>
```

This register can be written with the MSR instruction using the following syntax:

```
MSR <systemreg>, <xt>
```

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3 6 C15 8 0</td>
<td>11</td>
<td>110</td>
<td>1111</td>
<td>1000</td>
<td>000</td>
</tr>
</tbody>
</table>

**Accessibility**

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>S3 6 C15 8 0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3 6 C15 8 0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3 6 C15 8 0</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>
'n/a' Not accessible. The core cannot be executing at this Exception level, so this access is not possible.

**Traps and enables**

For a description of the prioritization of any generated exceptions, see *Synchronous exception prioritization* in the *Arm® Architecture Reference Manual* *Armv8, for Armv8-A architecture profile.*
B2.35 CPUPWRCTLR_EL1, Power Control Register, EL1

The CPUPWRCTLR_EL1 provides information about power control support for the core.

**Bit field descriptions**

CPUPWRCTLR_EL1 is a 32-bit register, and is part of the IMPLEMENTATION DEFINED registers functional group.

![Figure B2-30 CPUPWRCTLR_EL1 bit assignments](image)

**RES0, [31:13]**

RES0 Reserved.

**SIMD_RET_CTRL, [12:10]**

Advanced SIMD and floating-point retention control:

000 Disable the retention circuit. This is the default value, see *Table B2-7 CPUPWRCTLR Retention Control Field* on page B2-352 for more retention control options.

**WFE_RET_CTRL, [9:7]**

CPU WFE retention control:

000 Disable the retention circuit. This is the default value, see *Table B2-7 CPUPWRCTLR Retention Control Field* on page B2-352 for more retention control options.

**WFI_RET_CTRL, [6:4]**

CPU WFI retention control:

000 Disable the retention circuit. This is the default value, see *Table B2-7 CPUPWRCTLR Retention Control Field* on page B2-352 for more retention control options.

**RES0, [3:1]**

RES0 Reserved.

**CORE_PWRDN_EN, [0]**

Indicates to the power controller using PACTIVE if the core wants to power down when it enters WFI state.

0 No power down requested. This is the reset value.

1 A power down is requested.
Table B2-7  CPUPWRCTRL Retention Control Field

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Number of counter ticks(^d)</th>
<th>Minimum retention entry delay (System counter at 50MHz-10MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Disable the retention circuit</td>
<td>Default Condition.</td>
</tr>
<tr>
<td>001</td>
<td>2</td>
<td>40ns-200ns</td>
</tr>
<tr>
<td>010</td>
<td>8</td>
<td>160ns-800ns</td>
</tr>
<tr>
<td>011</td>
<td>32</td>
<td>640ns – 3,200ns</td>
</tr>
<tr>
<td>100</td>
<td>64</td>
<td>1,280ns-6,400ns</td>
</tr>
<tr>
<td>101</td>
<td>128</td>
<td>2,560ns-12,800ns</td>
</tr>
<tr>
<td>110</td>
<td>256</td>
<td>5,120ns-25,600ns</td>
</tr>
<tr>
<td>111</td>
<td>512</td>
<td>10,240ns-51,200ns</td>
</tr>
</tbody>
</table>

Configurations

CPUPWRCTRL_EL1 is architecturally mapped to AArch32 register CPUPWRCTRL. See B1.25 CPUPWRCTRL, CPU Power Control Register on page B1-169.

Usage constraints

Accessing the CPUPWRCTRL_EL1

This register can be read using MRS with the following syntax:

\[
\text{MRS } \langle Xt \rangle, \langle \text{systemreg} \rangle
\]

This register can be written using MSR with the following syntax:

\[
\text{MSR } \langle \text{systemreg} \rangle, \langle Xt \rangle
\]

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>(&lt;\text{systemreg}&gt;)</th>
<th>(\text{op0})</th>
<th>(\text{op1})</th>
<th>(\text{CRn})</th>
<th>(\text{CRm})</th>
<th>(\text{op2})</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3_0_C15_C2_7</td>
<td>11</td>
<td>000</td>
<td>1111</td>
<td>0010</td>
<td>111</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>(&lt;\text{systemreg}&gt;)</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>S3_0_C15_C2_7</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3_0_C15_C2_7</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3_0_C15_C2_7</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

\(^d\) The number of system counter ticks required before the core signals retention readiness on PACTIVE to the power controller. The core does not accept a retention entry request until this time.
Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state.

Write access to this register from EL1 or EL2 depends on the value of bit[7] of ACTLR_EL2 and ACTLR_EL3.
CSSELR_EL1, Cache Size Selection Register, EL1

CSSELR_EL1 selects the current Cache Size ID Register (CCSIDR_EL1), by specifying:

- The required cache level.
- The cache type, either instruction or data cache.

For details of the CCSIDR_EL1, see B2.23 CCSIDR_EL1, Cache Size ID Register, EL1 on page B2-328.

**Bit field descriptions**

CSSELR_EL1 is a 32-bit register, and is part of the Identification registers functional group.

![CSSELR_EL1 bit assignments](image)

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:4</td>
<td>Reserved.</td>
</tr>
<tr>
<td>4:3</td>
<td>Level</td>
</tr>
<tr>
<td>2:1</td>
<td>InD</td>
</tr>
<tr>
<td>0</td>
<td>InD</td>
</tr>
</tbody>
</table>

**Level, [3:1]**

Cache level of required cache:

- 000: L1.
- 001: L2.
- 010: L3, if present.

The combination of Level=001 and InD=1 is reserved.

The combinations of Level and InD for 0100 to 1111 are reserved.

**InD, [0]**

Instruction not Data bit:

- 0: Data or unified cache.
- 1: Instruction cache.

The combination of Level=001 and InD=1 is reserved.

The combinations of Level and InD for 0100 to 1111 are reserved.

**Configurations**

CSSELR_EL1 is architecturally mapped to AArch32 register CSSELR(NS). See B1.26 CSSELR, Cache Size Selection Register on page B1-172.

If a cache level is missing but CSSELR_EL1 selects this level, then a CCSIDR_EL1 read returns an UNKNOWN value.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.37 CTR_EL0, Cache Type Register, EL0

The CTR_EL0 provides information about the architecture of the caches.

**Bit field descriptions**

CTR_EL0 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

```
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
</tr>
</thead>
<tbody>
<tr>
<td>CWG</td>
<td>ERG</td>
<td>DminLine</td>
<td>L1Ip</td>
<td>IminLine</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>--------</td>
<td>--------</td>
<td>--------</td>
<td>--------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RES1</td>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>--------</td>
<td>--------</td>
<td>--------</td>
<td>--------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

RES1, [31]
RES1 Reserved.

RES0, [30:28]
RES0 Reserved.

CWG, [27:24]
Cache write-back granule. \( \log_2 \) of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified:

\[
0100 \quad \text{Cache write-back granule size is 16 words.}
\]

ERG, [23:20]
Exclusives Reservation Granule. \( \log_2 \) of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions:

\[
0100 \quad \text{Exclusive reservation granule size is 16 words.}
\]

DminLine, [19:16]
\( \log_2 \) of the number of words in the smallest cache line of all the data and unified caches that the core controls:

\[
0100 \quad \text{Smallest data cache line size is 16 words.}
\]

L1Ip, [15:14]
Instruction cache policy. Indicates the indexing and tagging policy for the L1 Instruction cache:

\[
10 \quad \text{Virtually Indexed Physically Tagged (VIPT)}.
\]

RES0, [13:4]
RES0 Reserved.

IminLine, [3:0]
```
Log_2 of the number of words in the smallest cache line of all the instruction caches that the core controls.

0100 Smallest instruction cache line size is 16 words.

**Configurations**

AArch64 System register CTR_EL0 is architecturally mapped to AArch32 register CTR. See *B1.27 CTR, Cache Type Register* on page B1-173.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.38 DCZID_EL0, Data Cache Zero ID Register, EL0

The DCZID_EL0 indicates the block size written with byte values of zero by the DCZVA (Data Cache Zero by Address) system instruction.

**Bit field descriptions**

DCZID_EL0 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

![DCZID_EL0 bit assignments](image)

**RES0, [31:5]**

Reserved.

**BlockSize, [3:0]**

\[ \log_2 \text{block size in words} \]

- 0100 The block size is 16 words.

**Configurations**

There are no configuration notes.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.39 DISR_EL1, Deferred Interrupt Status Register, EL1

The DISR_EL1 records the SError interrupts consumed by an ESB instruction.

**Bit field descriptions**

DISR_EL1 is a 64-bit register, and is part of the registers *Reliability, Availability, Serviceability* (RAS) functional group.

![Figure B2-34 DISR_EL1 bit assignments, DISR_EL1.IDS is 0](image)

RES0, [63:32]
Reserved, RES0.

A, [31]
Set to 1 when ESB defers an asynchronous SError interrupt. If the implementation does not include any synchronizable sources of SError interrupt, this bit is RES0.

RES0, [30:25]
Reserved, RES0.

IDS, [24]
Indicates the type of format the deferred SError interrupt uses. The value of this bit is:

- 0: Deferred error uses architecturally-defined format.

RES0, [23:13]
Reserved, RES0.

AET, [12:10]
Asynchronous Error Type. Describes the state of the core after taking an asynchronous Data Abort exception. The value or values are:

- 0b001: Unrecoverable error (UEU).

All other values are reserved. Reserved values might be defined in a future version of the architecture.

In the event of multiple errors taken as a single SError interrupt exception, the overall state of the PE is reported. For example, if both a Recoverable and Unrecoverable error occurred, the state is Unrecoverable.

--- Note ---

- This field is only valid if IDS == 0b0 and DFSC == 0b10001.
- The recovery software must also examine any implemented fault records to determine the location and extent of the error.
RES0, [9:6]  
Reserved, RES0.

DFSC, [5:0]  
Data Fault Status Code. The possible values are:

010001  Asynchronous SError Interrupt when the core is executing in AArch64 state or at EL2, or when the core is executing in AArch32 state at EL1, and the Extended Address Enable bit is at 1 in TTBCR.

000110  Asynchronous SError Interrupt when the core is executing in AArch32 state at EL1 and the Extended Address Enable is at 0 in TTBCR.

Configurations  
AArch64 System register DISR_EL1 is architecturally mapped to AArch32 register DISR. See B1.29 DISR, Deferred Interrupt Status Register on page B1-177.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
**B2.40 ERRIDR_EL1, Error ID Register, EL1**

The ERRIDR_EL1 defines the number of error record registers.

**Bit field descriptions**

ERRIDR_EL1 is a 32-bit register, and is part of the registers *Reliability, Availability, Serviceability* (RAS) functional group.

This register is Read Only.

![Figure B2-35 ERRIDR_EL1 bit assignments](image)

**RES0, [31:16]**

RES0 Reserved.

**NUM, [15:0]**

Number of records that can be accessed through the Error Record system registers.

0x0002 Two records present.

**Configurations**

ERRIDR_EL1 is architecturally mapped to AArch32 register ERRIDR. See *B1.30 ERRIDR, Error ID Register* on page B1-181.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
B2.41 ERRSELR_EL1, Error Record Select Register, EL1

The ERRSELR_EL1 selects which error record should be accessed through the Error Record system registers. This register is not reset on a warm reset.

**Bit field descriptions**

ERRSELR_EL1 is a 64-bit register, and is part of the Reliability, Availability, Serviceability (RAS) registers functional group.

![Figure B2-36 ERRSELR_EL1 bit assignments](image)

**RES0, [63:1]**
Reserved, RES0.

**SEL, [0]**
Selects which error record should be accessed.
- 0: Select record 0 containing errors from Level 1 and Level 2 RAMs located on the Cortex-A55 core.
- 1: Select record 1 containing errors from Level 3 RAMs located on the DSU.

**Configurations**

ERRSELR_EL1 is architecturally mapped to AArch32 register ERRSELR. See B1.31 ERRSELR, Error Record Select Register on page B1-182.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.42 ERXADDR_EL1, Selected Error Record Address Register, EL1

Register ERXADDR_EL1 accesses the ERR<n>ADDR address register for the error record selected by ERRSELR_EL1.SEL.

If ERRSELR_EL1.SEL==0, then ERXADDR_EL1 accesses the ERR0ADDR register of the core error record. See B3.2 ERR0ADDR, Error Record Address Register on page B3-468.

If ERRSELR_EL1.SEL==1, then ERXADDR_EL1 accesses the ERR1ADDR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B2.43 ERXCTRL_EL1, Selected Error Record Control Register, EL1

Register ERXCTRL_EL1 accesses the ERR<\text{n}>CTRL control register for the error record selected by ERRSEL_EL1.SEL.

If ERRSEL_EL1.SEL==0, then ERXCTRL_EL1 accesses the ERR0CTRL register of the core error record. See B3.3 ERR0CTRL, Error Record Control Register on page B3-469.

If ERRSEL_EL1.SEL==1, then ERXCTRL_EL1 accesses the ERR1CTRL register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B2.44 ERXFR_EL1, Selected Error Record Feature Register, EL1

Register ERXFR_EL1 accesses the ERR<n>FR feature register for the error record selected by ERRSELR_EL1.SEL.

If ERRSELR_EL1.SEL == 0, then ERXFR_EL1 accesses the ERR0FR register of the core error record. See B3.4 ERR0FR, Error Record Feature Register on page B3-471.

If ERRSELR_EL1.SEL == 1, then ERXFR_EL1 accesses the ERR1FR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B2.45 ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1

Register ERXMISC0_EL1 accesses the ERR<n>MISC0 register for the error record selected by ERRSELR_EL1.SEL.

If ERRSELR_EL1.SEL==0, then ERXMISC0_EL1 accesses the ERR0MISC0 register of the core error record. See B3.5 ERR0MISC0, Error Record Miscellaneous Register 0 on page B3-473.

If ERRSELR_EL1.SEL==1, then ERXMISC0_EL1 accesses the ERR1MISC0 register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B2.46 ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1

Register ERXMISC1_EL1 accesses the ERR<n>MISC1 miscellaneous register 1 for the error record selected by ERRSELR_EL1.SEL.

If ERRSELR_EL1.SEL==0, then ERXMISC1_EL1 accesses the ERR0MISC1 register of the core error record. See B3.6 ERR0MISC1, Error Record Miscellaneous Register 1 on page B3-475.

If ERRSELR_EL1.SEL==1, then ERXMISC1_EL1 accesses the ERR1MISC1 register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B2.47 ERXPFGCDNR_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1

Register ERXPFGCDNR_EL1 accesses the ERR<n>PFGCNDR register for the error record selected by ERRSELR_EL1.SEL.

If ERRSELR_EL1.SEL==0, then ERXPFGCDNR_EL1 accesses the ERR0PFGCDNR register of the core error record. See B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register on page B3-476.

If ERRSELR_EL1.SEL==1, then ERXPFGCDNR_EL1 accesses the ERR1PFGCDNR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

Configurations

ERXPFGCDNR_EL1 is architecturally mapped to AArch32 register ERXPFGCDNR. See B1.42 ERXPFGCDNR, Selected Error Pseudo Fault Generation Count Down Register on page B1-193.

Accessing the ERXPFGCDNR_EL1

This register can be read using MRS with the following syntax:

MRS <Xt>,<systemreg>

This register can be written using MSR with the following syntax:

MSR <Xt>,<systemreg>

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3_0_C15_C2_2</td>
<td>11</td>
<td>000</td>
<td>1111</td>
<td>0010</td>
<td>010</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E2H</td>
<td>TGE</td>
</tr>
<tr>
<td>S3_0_C15_C2_2</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3_0_C15_C2_2</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3_0_C15_C2_2</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

n/a Not accessible. Executing the PE at this Exception level is not permitted.
Traps and enables

For a description of the prioritization of any generated exceptions, see *Exception priority order* in the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for exceptions taken to AArch32 state, and see *Synchronous exception prioritization* for exceptions taken to AArch64 state. Subject to these prioritization rules, the following traps and enables are applicable when accessing this register.

ERXPFGCDNR_EL1 is accessible at EL3 and can be accessible at EL1 and EL2 depending on the value of bit[5] in ACTLR_EL2 and ACTLR_EL3. See *B2.6 ACTLR_EL2, Auxiliary Control Register, EL2* on page B2-305 and *B2.7 ACTLR_EL3, Auxiliary Control Register, EL3* on page B2-307.

ERXPFGCDNR_EL1 is **UNDEFINED** at EL0.

If ERXPFGCDNR_EL1 is accessible at EL1 and HCR_EL2.TERR == 1, then direct reads and writes of ERXPFGCDNR_EL1 at Non-secure EL1 generate a Trap exception to EL2.

If ERXPFGCDNR_EL1 is accessible at EL1 or EL2 and SCR_EL3.TERR == 1, then direct reads and writes of ERXPFGCDNR_EL1 at EL1 or EL2 generate a Trap exception to EL3.
B2.48 ERXPFGCTLR_EL1, Selected Error Pseudo Fault Generation Control Register, EL1

Register ERXPFGCTLR_EL1 accesses the ERR<n>PFGCTLR register for the error record selected by ERRSELR_EL1.SEL.

If ERRSELR_EL1.SEL==0, then ERXPFGCTLR_EL1 accesses the ERR0PFGCTLR register of the core error record. See B3.8 ERR0PFGCTLR, Error Pseudo Fault Generation Control Register on page B3-477.

If ERRSELR_EL1.SEL==1, then ERXPFGCTLR_EL1 accesses the ERR1PFGCTLR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

Configurations

ERXPFGCTLR_EL1 is architecturally mapped to AArch32 register ERXPFGCTLR. See B1.43 ERXPFGCTLR, Selected Error Pseudo Fault Generation Control Register on page B1-195.

Accessing the ERXPFGCTLR_EL1

This register can be read using MRS with the following syntax:

MRS <Xt>,<systemreg>

This register can be written using MSR with the following syntax:

MSR <Xt>,<systemreg>

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3_0_C15_C2_1</td>
<td>11</td>
<td>000</td>
<td>1111</td>
<td>0010</td>
<td>001</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2H</td>
<td>TGE</td>
<td>NS</td>
</tr>
<tr>
<td>S3_0_C15_C2_1</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3_0_C15_C2_1</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3_0_C15_C2_1</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.
Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state. Subject to these prioritization rules, the following traps and enables are applicable when accessing this register.

ERXPFGCTLR_EL1 is accessible at EL3 and can be accessible at EL1 and EL2 depending on the value of bit[5] in ACTLR_EL2 and ACTLR_EL3. See B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305 and B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307.

ERXPFGCTLR_EL1 is undefined at EL0.

If ERXPFGCTLR_EL1 is accessible at EL1 and HCR_EL2.TERR == 1, then direct reads and writes of ERXPFGCTLR_EL1 at Non-secure EL1 generate a Trap exception to EL2.

If ERXPFGCTLR_EL1 is accessible at EL1 or EL2 and SCR_EL3.TERR == 1, then direct reads and writes of ERXPFGCTLR_EL1 at EL1 or EL2 generate a Trap exception to EL3.
B2.49 ERXPFGFR_EL1, Selected Pseudo Fault Generation Feature Register, EL1

Register ERXPFGFR_EL1 accesses the ERR<n>PFGFR register for the error record selected by ERRSELR_EL1.SEL.

If ERRSELR_EL1.SEL==0, then ERXPFGFR_EL1 accesses the ERR0PFGFR register of the core error record. See B3.9 ERR0PFGFR, Error Pseudo Fault Generation Feature Register on page B3-479.

If ERRSELR_EL1.SEL==1, then ERXPFGFR_EL1 accesses the ERR1PFGFR register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.

Configurations

ERXPFGFR_EL1 is architecturally mapped to AArch32 register ERXPFGFR. See B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register on page B1-196.

Accessing the ERXPFGFR_EL1

This register can be read using MRS with the following syntax:

MRS <Xt>,<systemreg>

This syntax is encoded with the following settings in the instruction encoding:

<table>
<thead>
<tr>
<th>&lt;systemreg&gt;</th>
<th>op0</th>
<th>op1</th>
<th>CRn</th>
<th>CRm</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3_0_C15_C2_0</td>
<td>11</td>
<td>000</td>
<td>1111</td>
<td>0010</td>
<td>000</td>
</tr>
</tbody>
</table>

Accessibility

This register is accessible in software as follows:

<table>
<thead>
<tr>
<th>&lt;syntax&gt;</th>
<th>Control</th>
<th>Accessibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2H</td>
<td>TGE</td>
<td>NS</td>
</tr>
<tr>
<td>S3_0_C15_C2_0</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>S3_0_C15_C2_0</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>S3_0_C15_C2_0</td>
<td>x</td>
<td>1</td>
</tr>
</tbody>
</table>

'n/a' Not accessible. The PE cannot be executing at this Exception level, so this access is not possible.

Traps and enables

For a description of the prioritization of any generated exceptions, see Exception priority order in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for exceptions taken to AArch32 state, and see Synchronous exception prioritization for exceptions taken to AArch64 state. Subject to these prioritization rules, the following traps and enables are applicable when accessing this register.

ERXPFGFR_EL1 is accessible at EL3 and can be accessible at EL1 and EL2 depending on the value of bit[5] in ACTLR_EL2 and ACTLR_EL3. See B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305 and B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307.

ERXPFGFR_EL1 is UNDEFINED at EL0.

If ERXPFGFR_EL1 is accessible at EL1 and HCR_EL2.TERR == 1, then direct reads and writes of ERXPFGFR_EL1 at Non-secure EL1 generate a Trap exception to EL2.

If ERXPFGFR_EL1 is accessible at EL1 or EL2 and SCR_EL3.TERR == 1, then direct reads and writes of ERXPFGFR_EL1 at EL1 or EL2 generate a Trap exception to EL3.
B2.50 ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1

Register ERXSTATUS_EL1 accesses the ERR<\text{n}>STATUS primary status register for the error record selected by ERRSELR_EL1.SEL.

If ERRSELR_EL1.SEL==0, then ERXSTATUS_EL1 accesses the ERR0STATUS register of the core error record. See Section B3.10 ERR0STATUS, Error Record Primary Status Register on page B3-481.

If ERRSELR_EL1.SEL==1, then ERXSTATUS_EL1 accesses the ERR1STATUS register of the DSU error record. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
B2.51 ESR_EL1, Exception Syndrome Register, EL1

The ESR_EL1 holds syndrome information for an exception taken to EL1.

**Bit field descriptions**

ESR_EL1 is a 32-bit register, and is part of the Exception and fault handling registers functional group.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>EC</td>
<td></td>
<td></td>
<td></td>
<td>ISS</td>
<td>ISS Valid</td>
<td>IL</td>
</tr>
</tbody>
</table>

Figure B2-37  ESR_EL1 bit assignments

EC, [31:26]
Exception Class. Indicates the reason for the exception that this register holds information about.

IL, [25]
Instruction Length for synchronous exceptions. The possible values are:

0  16-bit.
1  32-bit.

This field is 1 for the SError interrupt, instruction aborts, misaligned PC, Stack pointer misalignment, Data Aborts for which the ISV bit is 0, exceptions caused by an illegal instruction set state, and exceptions using the 0x00 Exception Class.

ISS Valid, [24]
Syndrome valid. The possible values are:

0  ISS not valid, ISS is RES0.
1  ISS valid.

ISS, [23:0]
Syndrome information.

When the EC field is 0x2F, indicating an SError interrupt has occurred, the ISS field contents are IMPLEMENTATION DEFINED.

**Configurations**

ESR_EL1 is architecturally mapped to AArch32 register DFSR (NS). See B1.28 DFSR, Data Fault Status Register on page B1-175.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
**B2.52 ESR_EL2, Exception Syndrome Register, EL2**

The ESR_EL2 holds syndrome information for an exception taken to EL2.

**Bit field descriptions**

ESR_EL2 is a 32-bit register, and is part of:

- The Virtualization registers functional group.
- The Exception and fault handling registers functional group.

![Figure B2-38 ESR_EL2 bit assignments](image)

EC, [31:26]

Exception Class. Indicates the reason for the exception that this register holds information about. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more information.

IL, [25]

Instruction Length for synchronous exceptions. The possible values are:

- 0  16-bit.
- 1  32-bit.

See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more information.

ISS, [24:0]

Syndrome information. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more information.

When reporting a virtual SEI, bits[24:0] take the value of VSESRL_EL2[24:0].

When reporting a physical SEI, the following occurs:

- IDS==0 (architectural syndrome).
- AET always reports an uncontainable error (UC) with value 0b000 or an unrecoverable error (UEU) with value 0b001.
- EA is RES0.

When reporting a synchronous Data Abort, EA is RES0.

See *B2.108 VSESR_EL2, Virtual SError Exception Syndrome Register on page B2-460*.

**Configurations**

ESR_EL2 is architecturally mapped to AArch32 register HSR. See *B1.57 HSR, Hyp Syndrome Register on page B1-212*.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
B2.53  ESR_EL3, Exception Syndrome Register, EL3

The ESR_EL3 holds syndrome information for an exception taken to EL3.

**Bit field descriptions**

ESR_EL3 is a 32-bit register, and is part of the Exception and fault handling registers functional group.

<table>
<thead>
<tr>
<th>31</th>
<th>26 25 24 23</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EC</td>
<td>ISS Valid</td>
<td></td>
</tr>
<tr>
<td></td>
<td>IL</td>
<td></td>
</tr>
</tbody>
</table>

**Figure B2-39  ESR_EL3 bit assignments**

EC, [31:26]
Exception Class. Indicates the reason for the exception that this register holds information about.

IL, [25]
Instruction Length for synchronous exceptions. The possible values are:

0  16-bit.
1  32-bit.

This field is 1 for the SError interrupt, instruction aborts, misaligned PC, Stack pointer misalignment, data aborts for which the ISV bit is 0, exceptions caused by an illegal instruction set state, and exceptions using the 0x0 Exception Class.

ISS Valid, [24]
Syndrome valid. The possible values are:

0  ISS not valid, ISS is RES0.
1  ISS valid.

ISS, [23:0]
Syndrome information.

When the EC field is 0x2F, indicating an SError interrupt has occurred, the ISS field contents are IMPLEMENTATION DEFINED.

**Configurations**

ESR_EL3 is mapped to AArch32 register DFSR(S). See B1.28 DFSR, Data Fault Status Register on page B1-175.

RW fields in this register reset to architecturally UNKNOWN values.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.54  HACR_EL2, Hyp Auxiliary Configuration Register, EL2

HACR_EL2 controls trapping to EL2 of IMPLEMENTATION DEFINED aspects of Non-secure EL1 or EL0 operation. This register is not used in the Cortex-A55 core.

Bit field descriptions

HACR_EL2 is a 32-bit register, and is part of Virtualization registers functional group.

RES0, [31:0]
Reserved, RES0.

Configurations

AArch64 System register HACR_EL2 is architecturally mapped to AArch32 System register HACR. See B1.47 HACR, Hyp Auxiliary Configuration Register on page B1-199.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.55  HCR_EL2, Hypervisor Configuration Register, EL2

The HCR_EL2 provides configuration control for virtualization, including whether various Non-secure operations are trapped to EL2.

**Bit field descriptions**

HCR_EL2 is a 64-bit register, and is part of the Virtualization registers functional group.

**RES0, [63:39]**

RES0  Reserved.

**MIOCNCE, [38]**

Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure EL1 and EL0 translation regime.

This bit is not implemented, RAZ/WI.

**RW, [31]**

Execution state control for lower Exception levels. The possible values are:

0  Lower levels are all AArch32.
The Execution state for EL1 is AArch64. The Execution state for EL0 is determined by the current value of PSTATE.nRW when executing at EL0.

HCD, [29]

HVC instruction disable.

This bit is reserved, RES0.

TGE, [27]

Traps general exceptions. If this bit is set, and SCR_EL3.NS is set, then:

- All exceptions that would be routed to EL1 are routed to EL2.
- The SCTLR_EL1.M bit is treated as 0 regardless of its actual state, other than for reading the bit.
- The HCR_EL2.FMO, IMO, and AMO bits are treated as 1 regardless of their actual state, other than for reading the bits.
- All virtual interrupts are disabled.
- Any implementation defined mechanisms for signaling virtual interrupts are disabled.
- An exception return to EL1 is treated as an illegal exception return.

HCR_EL2.TGE must not be cached in a TLB.

When the value of SCR_EL3.NS is 0 the core behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

TID3, [18]

Traps ID group 3 registers. The possible values are:

0 ID group 3 register accesses are not trapped.
1 Reads to ID group 3 registers executed from Non-secure EL1 are trapped to EL2.

See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for the registers covered by this setting.

TID0, [15]

Trap ID Group 0. When 1, this causes reads to the following registers executed from EL1 or EL0 if not undefined to be trapped to EL2:

FPSID and JIDR.

When the value of SCR_EL3.NS is 0 the PE behaves as if this field is 0 for all purposes other than a direct read or write access of HCR_EL2.

SWIO, [1]

Set/Way Invalidation Override. Non-secure EL1 execution of the data cache invalidate by set/way instruction is treated as data cache clean and invalidate by set/way.

This bit is RES1.

Configurations

HCR_EL2[31:0] is architecturally mapped to AArch32 register HCR. See B1.54 HCR, Hyp Configuration Register on page B1-207.

HCR_EL2[63:32] is architecturally mapped to AArch32 register HCR2. See B1.55 HCR2, Hyp Configuration Register 2 on page B1-209.

If EL2 is not implemented, this register is RES0 from EL3

RW fields in this register reset to architecturally UNKNOWN values.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.56 HPFAR_EL2, Hypervisor IPA Fault Address Register, EL2

The HPFAR_EL2 holds the faulting IPA for some aborts on a stage 2 translation taken to EL2.

**Bit field descriptions**

HPFAR_EL2 is a 64-bit register, and is part of:

- The Exception and fault handling registers functional group.
- The Virtualization registers functional group.

![Figure B2-42 HPFAR_EL2 bit assignments](image)

**RES0, [63:40]**

RES0 Reserved.

**FIPA[47:12], [39:4]**

Bits [47:12] of the faulting intermediate physical address. The equivalent upper bits in this field are RES0.

**RES0, [3:0]**

RES0 Reserved.

**Configurations**

AArch64 register HPFAR_EL2[31:0] is architecturally mapped to AArch32 register HPFAR.

See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally **UNKNOWN** values.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.
B2.57 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0, EL1

Provides top-level information about the debug system in AArch64.

**Bit field descriptions**

ID_AA64DFR0_EL1 is a 64-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[63:32]</td>
<td>RES0</td>
</tr>
<tr>
<td>[31:28]</td>
<td>CTX_CMPs</td>
</tr>
<tr>
<td>[27:24]</td>
<td>WRPs</td>
</tr>
<tr>
<td>[15:12]</td>
<td>BRPs</td>
</tr>
<tr>
<td>[11:8]</td>
<td>PMUVer</td>
</tr>
<tr>
<td>[7:4]</td>
<td>TraceVer</td>
</tr>
<tr>
<td>[3:0]</td>
<td>DebugVer</td>
</tr>
</tbody>
</table>

**RES0, [63:32]**

RES0 Reserved.

**CTX_CMPs, [31:28]**

Number of breakpoints that are context-aware, minus 1. These are the highest numbered breakpoints:

- 0x1 Two breakpoints are context-aware.

**RES0, [27:24]**

RES0 Reserved.

**WRPs, [23:20]**

The number of watchpoints minus 1:

- 0x3 Four watchpoints.

**RES0, [19:16]**

RES0 Reserved.

**BRPs, [15:12]**

The number of breakpoints minus 1:

- 0x5 Six breakpoints.

**PMUVer, [11:8]**

Performance Monitors Extension version.

- 0x4 Performance monitor system registers implemented, PMUv3.

**TraceVer, [7:4]**

Trace extension:

- 0x0 Trace system registers not implemented.

**DebugVer, [3:0]**

Debug architecture version:

- 0x8 Armv8-A debug architecture implemented.
Configurations

ID_AA64DFR0_EL1 is architecturally mapped to external register EDDFR.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.58 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1

The ID_AA64ISAR0_EL1 provides information about the instructions implemented in AArch64 state, including the instructions that are provided by the Cryptographic Extension.

**Bit field descriptions**

ID_AA64ISAR0_EL1 is a 64-bit register, and is part of the Identification registers functional group. This register is Read Only.

The optional Cryptographic Extension is not included in the base product of the core. Arm requires licensees to have contractual rights to obtain the Cryptographic Extension.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63:48</td>
<td>RES0</td>
</tr>
<tr>
<td>47:44</td>
<td>DP</td>
</tr>
<tr>
<td>43:32</td>
<td>RDM</td>
</tr>
<tr>
<td>31:28</td>
<td>Atomic</td>
</tr>
<tr>
<td>28:20</td>
<td>CRC32</td>
</tr>
<tr>
<td>19:12</td>
<td>SHA2</td>
</tr>
<tr>
<td>11:8</td>
<td>SHA1</td>
</tr>
<tr>
<td>7:4</td>
<td>AES</td>
</tr>
</tbody>
</table>

**RES0, [63:48]**
RES0 Reserved.

**DP, [47:44]**
Indicates whether Dot Product support instructions are implemented.

0x1 UDOT, SDOT instructions are implemented.

**RES0, [43:32]**
RES0 Reserved.

**RDM, [31:28]**
Indicates whether SQRDMLAH and SQRDMLSH instructions in AArch64 are implemented.

0x1 SQRDMLAH and SQRDMLSH instructions implemented.

**RES0, [27:24]**
RES0 Reserved.

**Atomic, [23:20]**
Indicates whether Atomic instructions in AArch64 are implemented. The value is:

0x2 LDADD, LDCLR, LDEOR, LDSET, LDSMAX, LDSMIN, LDUMAX, LDUMIN, CAS, CASP, and SWP instructions are implemented.

**CRC32, [19:16]**
Indicates whether CRC32 instructions are implemented. The value is:

0x1 CRC32 instructions are implemented.

**SHA2, [15:12]**
Indicates whether SHA2 instructions are implemented. The possible values are:
0x0  No SHA2 instructions are implemented. This is the value if the core implementation does not include the Cryptographic Extension.

0x1  SHA256H, SHA256H2, SHA256U0, and SHA256U1 implemented. This is the value if the core implementation includes the Cryptographic Extension.

SHA1, [11:8]

Indicates whether SHA1 instructions are implemented. The possible values are:

0x0  No SHA1 instructions implemented. This is the value if the core implementation does not include the Cryptographic Extension.

0x1  SHA1C, SHA1P, SHA1M, SHA1SU0, and SHA1SU1 implemented. This is the value if the core implementation includes the Cryptographic Extension.

AES, [7:4]

Indicates whether AES instructions are implemented. The possible values are:

0x0  No AES instructions implemented. This is the value if the core implementation does not include the Cryptographic Extension.

0x2  AESE, AESD, AESMC, and AESIMC implemented, plus PMULL and PMULL2 instructions operating on 64-bit data. This is the value if the core implementation includes the Cryptographic Extension.

[3:0]  Reserved, RES0.

Configurations

ID_AA64ISAR0_EL1 is architecturally mapped to external register ID_AA64ISAR0.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.59 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1, EL1

The ID_AA64ISAR1_EL1 provides information about the instructions implemented in AArch64 state.

**Bit field descriptions**

ID_AA64ISAR1_EL1 is a 64-bit register, and is part of the Identification registers functional group. This register is Read Only.

![Figure B2-45 ID_AA64ISAR1_EL1 bit assignments](image)

- **RES0**, [63:24]
  - RES0  Reserved.

- **LRCPC**, [23:20]
  - Indicates whether load-acquire (LDA) instructions are implemented for a Release Consistent core consistent RCPC model.
  - 0x1  The LDAPRB, LDAPRH, and LDAPR instructions are implemented in AArch64.

- **RES0**, [19:4]
  - RES0  Reserved.

- **DC CVAP**, [3:0]
  - Indicates whether Data Cache, Clean to the Point of Persistence (DC CVAP) instructions are implemented.
  - 0x1  DC CVAP is supported in AArch64.

**Configurations**

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.60 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0, EL1

The ID_AA64MMFR0_EL1 provides information about the implemented memory model and memory management support in the AArch64 Execution state.

Bit field descriptions

ID_AA64MMFR0_EL1 is a 64-bit register, and is part of the Identification registers functional group. This register is Read Only.

Figure B2-46  ID_AA64MMFR0_EL1 bit assignments

RES0, [63:24]

RES0 Reserved.

TGran16, [23:20]

Support for 16KB memory translation granule size:

0x1 Indicates that the 16KB granule is supported.

BigEndEL0, [19:16]

Mixed-endian support only at EL0.

0x0 No mixed-endian support at EL0. The SCTLR_EL1.E0E bit has a fixed value.

SNSMem, [15:12]

Secure versus Non-secure Memory distinction:

0x1 Supports a distinction between Secure and Non-secure Memory.

BigEnd, [11:8]

Mixed-endian configuration support:

0x1 Mixed-endian support. The SCTLR_ELx.EE and SCTLR_EL1.E0E bits can be configured.

ASIDBits, [7:4]

Number of ASID bits:

0x2 16 bits.

PARange, [3:0]

Physical address range supported:

0x2 40 bits, 1TB.

The supported Physical Address Range is 40-bits. Other cores in the DSU may support a different Physical Address Range.
Configurations

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.61 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1

The ID_AA64MMFR1_EL1 provides information about the implemented memory model and memory management support in the AArch64 Execution state.

**Bit field descriptions**

ID_AA64MMFR1_EL1 is a 64-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63-32</td>
<td>Reserved</td>
</tr>
<tr>
<td>31-28</td>
<td>XNX</td>
</tr>
<tr>
<td>27-24</td>
<td>PAN</td>
</tr>
<tr>
<td>23-19</td>
<td>LO</td>
</tr>
<tr>
<td>18-15</td>
<td>HD</td>
</tr>
<tr>
<td>14-11</td>
<td>VH</td>
</tr>
<tr>
<td>10-7</td>
<td>VMID</td>
</tr>
<tr>
<td>6-3</td>
<td>HAFDBS</td>
</tr>
</tbody>
</table>

**Figure B2-47 ID_AA64MMFR1_EL1 bit assignments**

- **RES0, [63:32]**
  - Reserved.

- **XNX, [31:28]**
  - Indicates whether provision of EL0 vs EL1 execute never control at Stage 2 is supported.
  - $0x1$: EL0/EL1 execute control distinction at Stage 2 bit is supported. All other values are reserved.

- **RES0, [27:24]**
  - Reserved.

- **PAN, [23:20]**
  - Privileged Access Never. Indicates support for the PAN bit in PSTATE, SPSR_EL1, SPSR_EL2, SPSR_EL3, and DSPSR_EL0.
  - $0x2$: PAN supported and AT S1E1RP and AT S1E1WP instructions supported.

- **LO, [19:16]**
  - Indicates support for LORegions.
  - $0x1$: LORegions are supported.

- **HD, [15:12]**
  - Presence of Hierarchical Disables. Enables an operating system or hypervisor to hand over up to 4 bits of the last level page table descriptor (bits[62:59] of the page table entry) for use by hardware for IMPLEMENTATION DEFINED usage. The value is:
  - $0x2$: Hierarchical Permission Disables and Hardware allocation of bits[62:59] supported.

- **VH, [11:8]**
  - Indicates whether Virtualization Host Extensions are supported.
  - $0x1$: Virtualization Host Extensions supported.
VMID, [7:4]
Indicates the number of VMID bits supported.
0x2  16 bits are supported.

HAFDBS, [3:0]
Indicates the support for hardware updates to Access flag and dirty state in translation tables.
0x2  Hardware update of both the Access flag and dirty state is supported in hardware.

Configurations
There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
The ID_AA64MMFR2_EL1 provides information about the implemented memory model and memory
management support in the AArch64 Execution state.

**Bit field descriptions**

ID_AA64MMFR2_EL1 is a 64-bit register, and is part of the Identification registers functional group.

This register is Read Only.

RES0, [63:16]

RES0 Reserved.

IESB, [15:12]

Indicates whether an implicit Error Synchronization Barrier has been inserted. The value is:
0x0 SCTLR_ELx.IESB implicit ErrorSynchronizationBarrier control implemented.

LSM, [11:8]

Indicates whether LDM and STM ordering control bits are supported. The value is:
0x0 LSMAOE and nTLSMD bit not supported.

UAO, [7:4]

Indicates the presence of the User Access Override (UAO). The value is:
0x1 UAO is supported.

CnP, [3:0]

Common not Private. Indicates whether a TLB entry is pointed at a translation table base
register that is a member of a common set. The value is:
0x1 CnP bit is supported.

**Configurations**

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the
B2.63 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1

The ID_AA64PFR0_EL1 provides additional information about implemented core features in AArch64.

The optional Advanced SIMD and floating-point support is not included in the base product of the core. Arm requires licensees to have contractual rights to obtain the Advanced SIMD and floating-point support.

**Bit field descriptions**

ID_AA64PFR0_EL1 is a 64-bit register, and is part of the Identification registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSV3, [63:60]</td>
<td>Data loaded under speculation with a permission or domain fault cannot be used to form an address or generate condition codes to be used by instructions newer than the load in the speculative sequence. This is the reset value. All other values reserved.</td>
</tr>
<tr>
<td>CSV2, [59:56]</td>
<td>Branch targets trained in one context cannot affect speculative execution in a different hardware described context. This is the reset value. All other values reserved.</td>
</tr>
<tr>
<td>RES0, [55:32]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>RAS, [31:28]</td>
<td>RAS extension version. The possible values are: 0x1</td>
</tr>
<tr>
<td>GIC, [27:24]</td>
<td>GIC CPU interface: 0x0</td>
</tr>
<tr>
<td>AdvSIMD, [23:20]</td>
<td>Advanced SIMD. The possible values are: 0x1</td>
</tr>
</tbody>
</table>

The FP and AdvSIMD both take the same value, as both must be implemented, or neither.
FP, [19:16]
Floating-point. The possible values are:
0x1  Floating-point, including Half-precision support, is implemented.
0xFF  Floating-point is not implemented.
The FP and AdvSIMD both take the same value, as both must be implemented, or neither.

EL3 handling, [15:12]
EL3 exception handling:
0x2  Instructions can be executed at EL3 in AArch64 or AArch32 state.

EL2 handling, [11:8]
EL2 exception handling:
0x2  Instructions can be executed at EL3 in AArch64 or AArch32 state.

EL1 handling, [7:4]
EL1 exception handling. The possible values are:
0x2  Instructions can be executed at EL3 in AArch64 or AArch32 state.

EL0 handling, [3:0]
EL0 exception handling. The possible values are:
0x2  Instructions can be executed at EL0 in AArch64 or AArch32 state.

Configurations
ID_AA64PFR0_EL1 is architecturally mapped to External register EDPFR.
Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.64  ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1

The ID_AA64PFR1_EL1 provides additional information about implemented core features in AArch64.

Bit field descriptions

ID_AA64PFR1_EL1 is a 64-bit register, and is part of the Identification registers functional group. This register is Read Only.

![Bit assignments](image)

RES0, [63:8]

RES0  Reserved.

SSBS, [7:4]

AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypassing Safe (SSBS).

0x01

AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypassing Safe, but does not implement the MSR/MRS instructions to directly read and write the PSTATE.SSBS field.

RES0, [3:0]

RES0  Reserved.

Configurations

There are no configuration notes.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
ID_AFR0_EL1, AArch32 Auxiliary Feature Register 0, EL1

The ID_AFR0_EL1 provides information about the Implementation Defined features of the PE in AArch32. This register is not used in the Cortex-A55 core.

**Bit field descriptions**

ID_AFR0_EL1 is a 32-bit register, and is part of the Identification registers functional group.

This register is Read Only.

![Figure B2-51  ID_AFR0_EL1 bit assignments](image)

RES0, [31:0]

Reserved, RES0.

**Configurations**

AArch64 System register ID_AFR0_EL1 is architecturally mapped to AArch32 System register ID_AFR0. See **B1.59 ID_AFR0, Auxiliary Feature Register 0** on page B1-215.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
ID_DFR0_EL1, AArch32 Debug Feature Register 0, EL1

The ID_DFR0_EL1 provides top-level information about the debug system in AArch32.

Bit field descriptions

ID_DFR0_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>RES0</td>
<td>Reserved</td>
</tr>
<tr>
<td>27</td>
<td>PerfMon</td>
<td>Indicates support for performance monitor model:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4: Support for Performance Monitor Unit version 3 (PMUv3) system registers, with a 16-bit evtCount field.</td>
</tr>
<tr>
<td>23</td>
<td>MProfDbg</td>
<td>Indicates support for memory-mapped debug model for M profile cores:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: This product does not support M profile Debug architecture.</td>
</tr>
<tr>
<td>19</td>
<td>MMapTrc</td>
<td>Indicates support for memory-mapped trace model:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Support for Arm trace architecture, with memory-mapped access.</td>
</tr>
<tr>
<td>15</td>
<td>CopTrc</td>
<td>Indicates support for coprocessor-based trace model:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: This product does not support Arm trace architecture.</td>
</tr>
<tr>
<td>11</td>
<td>RES0</td>
<td>Reserved</td>
</tr>
<tr>
<td>7</td>
<td>CopSDbg</td>
<td>Indicates support for coprocessor-based Secure debug model:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8: This product supports the Armv8.2 Debug architecture.</td>
</tr>
<tr>
<td>3</td>
<td>CopDbg</td>
<td>Indicates support for coprocessor-based debug model:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8: This product supports the Armv8.2 Debug architecture.</td>
</tr>
</tbody>
</table>
Configurations

ID_DFR0_EL1 is architecturally mapped to AArch32 register ID_DFR0. See B1.60 ID_DFR0, Debug Feature Register 0 on page B1-216.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
### B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1

The ID_ISAR0_EL1 provides information about the instruction sets implemented by the core in AArch32.

**Bit field descriptions**

ID_ISAR0_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>RES0, Reserved.</td>
</tr>
<tr>
<td>27-24</td>
<td>Divide, Indicates the implemented Divide instructions:</td>
</tr>
<tr>
<td></td>
<td>0x2, SDIV and UDIV in the T32 instruction set.</td>
</tr>
<tr>
<td></td>
<td>0x2, SDIV and UDIV in the A32 instruction set.</td>
</tr>
<tr>
<td>23-20</td>
<td>Debug, Indicates the implemented Debug instructions:</td>
</tr>
<tr>
<td></td>
<td>0x1, BKPT.</td>
</tr>
<tr>
<td>19-16</td>
<td>Coproc, Indicates the implemented Coprocessor instructions:</td>
</tr>
<tr>
<td></td>
<td>0x0, None implemented, except for instructions separately attributed by the architecture to provide access to AArch32 System registers and System instructions.</td>
</tr>
<tr>
<td>15-12</td>
<td>CmpBranch, Indicates the implemented combined Compare and Branch instructions in the T32 instruction set:</td>
</tr>
<tr>
<td></td>
<td>0x1, CBNZ and CBZ.</td>
</tr>
<tr>
<td>11-8</td>
<td>Bitfield, Indicates the implemented bit field instructions:</td>
</tr>
<tr>
<td></td>
<td>0x1, BFC, BFI, SBFX, and UBFX.</td>
</tr>
<tr>
<td>7-4</td>
<td>BitCount, Indicates the implemented Bit Counting instructions:</td>
</tr>
<tr>
<td></td>
<td>0x1, CLZ.</td>
</tr>
</tbody>
</table>

![Figure B2-53 ID_ISAR0_EL1 bit assignments](image-url)
Swap, [3:0]

Indicates the implemented Swap instructions in the A32 instruction set:

0x0 None implemented.

Configurations

ID_ISAR0_EL1 is architecturally mapped to AArch32 register ID_ISAR0. See B1.61 ID_ISAR0, Instruction Set Attribute Register 0 on page B1-218.

In an AArch64-only implementation, this register is unknown.

Must be interpreted with ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1, and ID_ISAR5_EL1. See:

- B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398.
- B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400.
- B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402.
- B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404.
- B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1

The ID_ISAR1_EL1 provides information about the instruction sets implemented by the core in AArch32.

**Bit field descriptions**

ID_ISAR1_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>24</th>
<th>20</th>
<th>16</th>
<th>12</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jazelle</td>
<td>Interwork</td>
<td>Immediate</td>
<td>IfThen</td>
<td>Extend</td>
<td>Except_AR</td>
<td>Except</td>
<td>Endian</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Figure B2-54 ID_ISAR1_EL1 bit assignments*

**Jazelle, [31:28]**

Indicates the implemented Jazelle state instructions:

0x1 Adds the BXJ instruction, and the J bit in the PSR.

**Interwork, [27:24]**

Indicates the implemented Interworking instructions:

0x3

- The BX instruction, and the T bit in the PSR.
- The BLX instruction. The PC loads have BX-like behavior.
- Data-processing instructions in the A32 instruction set with the PC as the destination and the S bit clear, have BX-like behavior.

**Immediate, [23:20]**

Indicates the implemented data-processing instructions with long immediates:

0x1

- The MOVT instruction.
- The MOV instruction encodings with zero-extended 16-bit immediates.
- The T32 ADD and SUB instruction encodings with zero-extended 12-bit immediates, and other ADD, ADR, and SUB encodings cross-referenced by the pseudocode for those encodings.

**IfThen, [19:16]**

Indicates the implemented If-Then instructions in the T32 instruction set:

0x1 The IT instructions, and the IT bits in the PSRs.

**Extend, [15:12]**

Indicates the implemented Extend instructions:

0x2

- The SXTB, SXTH, UXTB, and UXTH instructions.
- The SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH instructions.

**Except_AR, [11:8]**

Indicates the implemented A profile exception-handling instructions:

0x1 The SRS and RFE instructions, and the A profile forms of the CPS instruction.

**Except, [7:4]**

Indicates the implemented exception-handling instructions in the A32 instruction set:
The LDM (exception return), LDM (user registers), and STM (user registers) instruction versions.

**Endian, [3:0]**

Indicates the implemented Endian instructions:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x1</td>
<td>The SETEND instruction, and the E bit in the PSRs.</td>
</tr>
</tbody>
</table>

**Configurations**

ID_ISAR1_EL1 is architecturally mapped to AArch32 register ID_ISAR1. See B1.62 ID_ISAR1, Instruction Set Attribute Register 1 on page B1-220.

In an AArch64-only implementation, this register is **UNKNOWN**.

Must be interpreted with ID_ISAR0_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1 and ID_ISAR5_EL1. See:

- B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396.
- B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400.
- B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402.
- B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404.
- B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.69  ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1

The ID_ISAR2_EL1 provides information about the instruction sets implemented by the core in AArch32.

Bit field descriptions

ID_ISAR2_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>Reversal</td>
</tr>
<tr>
<td>27-24</td>
<td>PSR_AR</td>
</tr>
<tr>
<td>23-20</td>
<td>MultU</td>
</tr>
<tr>
<td>19-16</td>
<td>MultS</td>
</tr>
<tr>
<td>15-12</td>
<td>Mult</td>
</tr>
<tr>
<td>11-8</td>
<td>MemHint</td>
</tr>
<tr>
<td>7-4</td>
<td>LoadStore</td>
</tr>
<tr>
<td>3-0</td>
<td>MultiAccessInt</td>
</tr>
</tbody>
</table>

Figure B2-55  ID_ISAR2_EL1 bit assignments

Reversal, [31:28]
Indicates the implemented Reversal instructions:
0x2  The REV, REV16, REVSH, and RBIT instructions.

PSR_AR, [27:24]
Indicates the implemented A and R profile instructions to manipulate the PSR:
0x1  The MRS and MSR instructions, and the exception return forms of data-processing instructions.

The exception return forms of the data-processing instructions are:
- In the A32 instruction set, data-processing instructions with the PC as the destination and the S bit set.
- In the T32 instruction set, the SUBSPC, LR, #N instruction.

MultU, [23:20]
Indicates the implemented advanced unsigned Multiply instructions:
0x2  The UMLULL, UMLALL, and UMAAL instructions.

MultS, [19:16]
Indicates the implemented advanced signed Multiply instructions.
0x3  • The SMULL and SMLAL instructions.
- The SMLABB, SMLATB, SMLALBB, SMLALTBB, SMLALTBT, SMLATB, SMLATT, SMLAWB, SMLAT, SMULBB, SMULTB, SMULTT, SMULWB, SMULWT instructions, and the Q bit in the PSRs.
- The SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSDL, SMLSDDX, SMMLA, SMMLAR, SMMLS, SMMLSR, SMMLUL, SMMLUL, SMULR, SMUAD, SMUADX, SMUSD, and SMUUSDX instructions.

Mult, [15:12]
Indicates the implemented additional Multiply instructions:
0x2  The MUL, MLA and MLS instructions.

MultiAccessInt, [11:8]
Indicates the support for interruptible multi-access instructions:
\(\text{\texttt{0x0}}\) No support. This means the LDM and STM instructions are not interruptible.

**MemHint, [7:4]**

Indicates the implemented memory hint instructions:

\(\text{\texttt{0x4}}\) The PLD, PLI, and PLD\texttt{winstructions}.

**LoadStore, [3:0]**

Indicates the implemented additional load/store instructions:

\(\text{\texttt{0x2}}\) The LDRD and STRD instructions.

The Load Acquire (LDAB, LDAH, LDA, LDAEXB, LDAEXH, LDAEX, and LDAEXD) and Store Release (STLB, STLH, STL, STLEXB, STLEXH, STLEX, and STLEXD) instructions.

**Configurations**

ID\_ISAR2\_EL1 is architecturally mapped to AArch32 register ID\_ISAR2. See \(B1.63 \text{ID\_ISAR2, Instruction Set Attribute Register 2 on page B1-222.}\)

In an AArch64-only implementation, this register is \texttt{UNKNOWN}.

Must be interpreted with ID\_ISAR0\_EL1, ID\_ISAR1\_EL1, ID\_ISAR3\_EL1, ID\_ISAR4\_EL1, and ID\_ISAR5\_EL1. See:

- \(B2.67 \text{ID\_ISAR0\_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396.}\)
- \(B2.68 \text{ID\_ISAR1\_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398.}\)
- \(B2.70 \text{ID\_ISAR3\_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402.}\)
- \(B2.71 \text{ID\_ISAR4\_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404.}\)
- \(B2.72 \text{ID\_ISAR5\_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406.}\)

Bit fields and details that are not provided in this description are architecturally defined. See the \textit{Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.}
### B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1

The ID_ISAR3_EL1 provides information about the instruction sets implemented by the core in AArch32.

#### Bit field descriptions

ID_ISAR3_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>T32EE</td>
</tr>
<tr>
<td>27-24</td>
<td>TrueNOP</td>
</tr>
<tr>
<td>23-20</td>
<td>T32Copy</td>
</tr>
<tr>
<td>19-16</td>
<td>TabBranch</td>
</tr>
<tr>
<td>15-12</td>
<td>SynchPrim</td>
</tr>
<tr>
<td>11-8</td>
<td>SVC</td>
</tr>
<tr>
<td>7-4</td>
<td>SIMD</td>
</tr>
<tr>
<td>3-0</td>
<td>Saturate</td>
</tr>
</tbody>
</table>

#### T32EE, [31:28]
Indicates the implemented T32EE instructions:
- 0x0: None implemented.
- 0x1: The implemented T32EE instructions.

#### TrueNOP, [27:24]
Indicates support for True NOP instructions:
- 0x0: NOP instructions in both the A32 and T32 instruction sets, and additional NOP-compatible hints.
- 0x1: True NOP instructions in both the A32 and T32 instruction sets, and additional NOP-compatible hints.

#### T32Copy, [23:20]
Indicates the support for T32 non flag-setting MOV instructions:
- 0x0: Support for T32 instruction set encoding T1 of the MOV (register) instruction, copying from a low register to a low register.
- 0x1: Support for T32 instruction set encoding T1 of the MOV (register) instruction, copying from a low register to a low register.

#### TabBranch, [19:16]
Indicates the implemented Table Branch instructions in the T32 instruction set.
- 0x0: The TBB and TBH instructions.
- 0x1: The TBB and TBH instructions.

#### SynchPrim, [15:12]
Indicates the implemented Synchronization Primitive instructions:
- 0x0: The LDREX and STREX instructions.
- 0x2: The CLREX, LDREXB, STREXB, and STREXH instructions.
- 0x1: The LDREXD and STREXD instructions.

#### SVC, [11:8]
Indicates the implemented SVC instructions:
- 0x0: The SVC instruction.
- 0x1: The SVC instruction.

#### SIMD, [7:4]
Indicates the implemented Single Instruction Multiple Data (SIMD) instructions.
The SIMD field relates only to implemented instructions that perform SIMD operations on the general-purpose registers. In an implementation that supports Advanced SIMD and floating-point instructions, MVFR0, MVFR1, and MVFR2 give information about the implemented Advanced SIMD instructions.

**Saturate, [3:0]**

Indicates the implemented Saturate instructions:

- The SSAT and USAT instructions, and the Q bit in the PSRs.
- The PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, UXTB16 instructions, and the GE[3:0] bits in the PSRs.

In an AArch64-only implementation, this register is **UNKNOWN**.

Must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR4_EL1, and ID_ISAR5_EL1. See:

- **B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1** on page B2-396.
- **B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1** on page B2-398.
- **B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1** on page B2-400.
- **B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1** on page B2-404.
- **B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1** on page B2-406.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.71  **ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1**

The ID_ISAR4_EL1 provides information about the instruction sets implemented by the core in AArch32.

**Bit field descriptions**

ID_ISAR4_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Range</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SWP_frac</td>
<td>[31:28]</td>
<td>Indicates support for the memory system locking the bus for SWP or SWPB instructions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0: SWP and SWPB instructions not implemented.</td>
</tr>
<tr>
<td>PSR_M</td>
<td>[27:24]</td>
<td>Indicates the implemented M profile instructions to modify the PSRs:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0: None implemented.</td>
</tr>
<tr>
<td>SynchPrim_frac</td>
<td>[23:20]</td>
<td>This field is used with the ID_ISAR3.SynchPrim field to indicate the implemented Synchronization Primitive instructions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0: The LDREX and STREX instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0: The CLREX, LDREXB, LDREXH, STREXB, and STREXH instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0: The LDREXD and STREXD instructions.</td>
</tr>
<tr>
<td>Barrier</td>
<td>[19:16]</td>
<td>Indicates the supported Barrier instructions in the A32 and T32 instruction sets:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1: The DMB, DSB, and ISB barrier instructions.</td>
</tr>
<tr>
<td>SMC</td>
<td>[15:12]</td>
<td>Indicates the implemented SMC instructions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1: The SMC instruction.</td>
</tr>
<tr>
<td>WriteBack</td>
<td>[11:8]</td>
<td>Indicates the support for Write-Back addressing modes:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1: Core supports all the Write-Back addressing modes as defined in Armv8-A.</td>
</tr>
<tr>
<td>WithShifts</td>
<td>[7:4]</td>
<td>Indicates the support for instructions with shifts.</td>
</tr>
</tbody>
</table>
Support for shifts of loads and stores over the range LSL 0-3.
Support for other constant shift options, both on load/store and other instructions.
Support for register-controlled shift options.

Unpriv, [3:0]
Indicates the implemented unprivileged instructions.

Configurations

ID_ISAR4_EL1 is architecturally mapped to AArch32 register ID_ISAR4. See
B1.65 ID_ISAR4, Instruction Set Attribute Register 4 on page B1-226.

In an AArch64-only implementation, this register is UNKNOWN.

Must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1,
and ID_ISAR5_EL1. See:

- B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396.
- B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398.
- B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400.
- B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402.
- B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm®
B2.72  **ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1**

The ID_ISAR5_EL1 provides information about the instruction sets that the core implements.

The optional Advanced SIMD and floating-point support is not included in the base product of the core. Arm requires licensees to have contractual rights to obtain the Advanced SIMD and floating-point support.

**Bit field descriptions**

ID_ISAR5_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

![Figure B2-58  ID_ISAR5_EL1 bit assignments](image)

- **[31:28]**  
  - **RES0**  
    - Reserved.

- **RDM, [27:24]**  
  - VQRDMLAH and VQRDMLSH instructions in AArch32. The value is:
    - 0x1  
      - VQRDMLAH and VQRDMLSH instructions are implemented.

- **[23:20]**  
  - **RES0**  
    - Reserved.

- **CRC32, [19:16]**  
  - Indicates whether CRC32 instructions are implemented in AArch32 state. The value is:
    - 0x1  
      - CRC32B, CRC32H, CRC32W, CRC32CB, CRC32CH, and CRC32CW instructions are implemented.

- **SHA2, [15:12]**  
  - Indicates whether SHA2 instructions are implemented in AArch32 state. The possible values are:
    - 0x0  
      - No SHA2 instructions implemented. This is the value when the Cryptographic Extensions are not implemented or are disabled.
    - 0x1  
      - SHA256H, SHA256H2, SHA256SU0, and SHA256SU1 instructions are implemented. This is the value when the Cryptographic Extensions are implemented and enabled.

- **SHA1, [11:8]**  
  - Indicates whether SHA1 instructions are implemented in AArch32 state. The possible values are:
    - 0x0  
      - No SHA1 instructions implemented. This is the value when the Cryptographic Extensions are not implemented or are disabled.
SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 instructions are implemented.
This is the value when the Cryptographic Extensions are implemented and enabled.

AES, [7:4]
Indicates whether AES instructions are implemented in AArch32 state. The possible values are:

0x0  No AES instructions implemented. This is the value when the Cryptographic
      Extensions are not implemented or are disabled.
0x2  •  AESE, AESD, AESMC, and AESIMC implemented.
      •  PMULL and PMULL2 instructions operating on 64-bit data.
This is the value when the Cryptographic Extensions are implemented and enabled.

SEVL, [3:0]
Indicates whether the SEVL instruction is implemented:

0x1  SEVL implemented to send event local.

Configurations
ID_ISAR5_EL1 is architecturally mapped to AArch32 register ID_ISAR5. See
B1.66 ID_ISAR5, Instruction Set Attribute Register 5 on page B1-228.

ID_ISAR5 must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1,
ID_ISAR3_EL1, and ID_ISAR4_EL1. See:
•  B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396.
•  B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398.
•  B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400.
•  B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402.
•  B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm®
B2.73 ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1

The ID_ISAR6_EL1 provides information about the instruction sets that the core implements.

Bit field descriptions

ID_ISAR6_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

```
  31   |   |   |   | 8 7 4 3 0 |
        |   |   |   |   |   | DP |
```

RES0

RES0, [31:8]  
RES0 Reserved.

DP, [7:4]  
UDOT and SDOT instructions. The value is:  
0b0001 UDOT and SDOT instructions are implemented.

RES0, [3:0]  
RES0 Reserved.

Configurations

ID_ISAR6_EL1 is architecturally mapped to AArch32 register ID_ISAR6. See B1.67 ID_ISAR6, Instruction Set Attribute Register 6 on page B1-230.

There is one copy of this register that is used in both Secure and Non-secure states.

ID_ISAR6_EL1 must be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1, and ID_ISAR5_EL1. See:
- B2.67 ID_ISAR0_EL1, AArch32 Instruction Set Attribute Register 0, EL1 on page B2-396.
- B2.68 ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1, EL1 on page B2-398.
- B2.69 ID_ISAR2_EL1, AArch32 Instruction Set Attribute Register 2, EL1 on page B2-400.
- B2.70 ID_ISAR3_EL1, AArch32 Instruction Set Attribute Register 3, EL1 on page B2-402.
- B2.71 ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4, EL1 on page B2-404.
- B2.72 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page B2-406.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
### B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1

The ID_MMFR0_EL1 provides information about the memory model and memory management support in AArch32.

#### Bit field descriptions

ID_MMFR0_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>InnerShr</td>
</tr>
<tr>
<td>27-24</td>
<td>FCSE</td>
</tr>
<tr>
<td>23-20</td>
<td>AuxReg</td>
</tr>
<tr>
<td>19-16</td>
<td>TCM</td>
</tr>
<tr>
<td>15-12</td>
<td>ShareLvl</td>
</tr>
<tr>
<td>11-8</td>
<td>OuterShr</td>
</tr>
<tr>
<td>7-4</td>
<td>PMSA</td>
</tr>
<tr>
<td>3-0</td>
<td>VMSA</td>
</tr>
</tbody>
</table>

#### InnerShr, [31:28]

Indicates the innermost shareability domain implemented:

- 0x1: Implemented with hardware coherency support.

#### FCSE, [27:24]

Indicates support for **Fast Context Switch Extension** (FCSE):

- 0x0: Not supported.

#### AuxReg, [23:20]

Indicates support for Auxiliary registers:

- 0x2: Support for Auxiliary Fault Status Registers (AIFSR and ADFSR) and Auxiliary Control Register.

#### TCM, [19:16]

Indicates support for TCMs and associated DMAs:

- 0x0: Not supported.

#### ShareLvl, [15:12]

Indicates the number of shareability levels implemented:

- 0x1: Two levels of shareability implemented.

#### OuterShr, [11:8]

Indicates the outermost shareability domain implemented:

- 0x1: Implemented with hardware coherency support.

#### PMSA, [7:4]

Indicates support for a **Protected Memory System Architecture** (PMSA):

- 0x0: Not supported.

#### VMSA, [3:0]

Indicates support for a **Virtual Memory System Architecture** (VMSA).
Support for:
• VMSAv7, with support for remapping and the Access flag.
• The PXN bit in the Short-descriptor translation table format descriptors.
• The Long-descriptor translation table format.

Configurations

ID_MMFR0_EL1 is architecturally mapped to AArch32 register ID_MMFR0. See B1.68 ID_MMFR0, Memory Model Feature Register 0 on page B1-231.

Must be interpreted with ID_MMFR1_EL1, ID_MMFR2_EL1, ID_MMFR3_EL1, and ID_MMFR4_EL1. See:
• B2.75 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 on page B2-411.
• B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 on page B2-413.
• B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415.
• B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 on page B2-417.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.75  ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1

The ID_MMFR1_EL1 provides information about the memory model and memory management support in AArch32.

Bit field descriptions

ID_MMFR1_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>BPred</td>
</tr>
<tr>
<td>27-24</td>
<td>L1TstCln</td>
</tr>
<tr>
<td>23-20</td>
<td>L1Uni</td>
</tr>
<tr>
<td>19-16</td>
<td>L1Hvd</td>
</tr>
<tr>
<td>15-12</td>
<td>L1UniSW</td>
</tr>
<tr>
<td>11-8</td>
<td>L1HvdSW</td>
</tr>
<tr>
<td>7-4</td>
<td>L1UniVA</td>
</tr>
<tr>
<td>3-0</td>
<td>L1HvdVA</td>
</tr>
</tbody>
</table>

Figure B2-61  ID_MMFR1_EL1 bit assignments

BPred, [31:28]
Indicates branch predictor management requirements:
0x4  For execution correctness, branch predictor requires no flushing at any time.

L1TstCln, [27:24]
Indicates the supported L1 Data cache test and clean operations, for Harvard or unified cache implementation:
0x0  None supported.

L1Uni, [23:20]
Indicates the supported entire L1 cache maintenance operations, for a unified cache implementation:
0x0  None supported.

L1Hvd, [19:16]
Indicates the supported entire L1 cache maintenance operations, for a Harvard cache implementation:
0x0  None supported.

L1UniSW, [15:12]
Indicates the supported L1 cache line maintenance operations by set/way, for a unified cache implementation:
0x0  None supported.

L1HvdSW, [11:8]
Indicates the supported L1 cache line maintenance operations by set/way, for a Harvard cache implementation:
0x0  None supported.

L1UniVA, [7:4]
Indicates the supported L1 cache line maintenance operations by MVA, for a unified cache implementation:
0x0  None supported.

L1HvdVA, [3:0]
Indicates the supported L1 cache line maintenance operations by MVA, for a Harvard cache implementation:

\[ \text{x0} \quad \text{None supported.} \]

**Configurations**

ID_MMFR1_EL1 is architecturally mapped to AArch32 register ID_MMFR1. See [B1.69 ID_MMFR1, Memory Model Feature Register 1 on page B1-233](#). Must be interpreted with ID_MMFR0_EL1, ID_MMFR2_EL1, ID_MMFR3_EL1, and ID_MMFR4_EL1. See:

- [B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 on page B2-409](#)
- [B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 on page B2-413](#)
- [B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415](#)
- [B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 on page B2-417](#)

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1

The ID_MMFR2_EL1 provides information about the implemented memory model and memory management support in AArch32.

Bit field descriptions

ID_MMFR2_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:28]</td>
<td>HWAccFlg</td>
<td>Hardware access flag. Indicates support for a hardware access flag, as part of the VMSAv7 implementation:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0 Not supported.</td>
</tr>
<tr>
<td>[27:24]</td>
<td>WFIStall</td>
<td>Wait For Interrupt Stall. Indicates the support for Wait For Interrupt (WFI) stalling:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1 Support for WFI stalling.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x2 Supported CP15 memory barrier operations are:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Data Synchronization Barrier (DSB).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Instruction Synchronization Barrier (ISB).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Data Memory Barrier (DMB).</td>
</tr>
<tr>
<td>[19:16]</td>
<td>UniTLB</td>
<td>Unified TLB. Indicates the supported TLB maintenance operations, for a unified TLB implementation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x6 Supported unified TLB maintenance operations are:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Invalidate all entries in the TLB.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Invalidate TLB entry by MVA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Invalidate TLB entries by ASID match.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Invalidate instruction TLB and data TLB entries by MVA All ASID. This is a shared unified TLB operation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Invalidate Hyp mode unified TLB entry by MVA.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Invalidate entire Non-secure EL1 and EL0 unified TLB.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Invalidate entire Hyp mode unified TLB.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• TLBIMVALIS, TLBIMVAALIS, TLBIMVALHIS, TLBIMVAL, TLBIMVAAL, and TLBIMVALH.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• TLBIIIPAS2IS, TLBIIIPAS2LIS, TLBIIIPAS2, and TLBIIIPAS2L.</td>
</tr>
<tr>
<td>[15:12]</td>
<td>HvdTLB</td>
<td>Harvard TLB. Indicates the supported TLB maintenance operations, for a Harvard TLB implementation:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0 Not supported.</td>
</tr>
</tbody>
</table>

Figure B2-62 ID_MMFR2_EL1 bit assignments
LL1HvdRng, [11:8]
L1 Harvard cache Range. Indicates the supported L1 cache maintenance range operations, for a Harvard cache implementation:
0x0 Not supported.

L1HvdBG, [7:4]
L1 Harvard cache Background fetch. Indicates the supported L1 cache background prefetch operations, for a Harvard cache implementation:
0x0 Not supported.

L1HvdFG, [3:0]
L1 Harvard cache Foreground fetch. Indicates the supported L1 cache foreground prefetch operations, for a Harvard cache implementation:
0x0 Not supported.

Configurations
ID_MMFR2_EL1 is architecturally mapped to AArch32 register ID_MMFR2. See B1.70 ID_MMFR2, Memory Model Feature Register 2 on page B1-235.

Must be interpreted with ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR3_EL1, and ID_MMFR4_EL1. See:
• B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 on page B2-409.
• B2.75 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 on page B2-411.
• B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415.
• B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 on page B2-417.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.77  ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1

The ID_MMFR3_EL1 provides information about the memory model and memory management support in AArch32.

Bit field descriptions

ID_MMFR3_EL1 is a 32-bit register, and is part of the Identification registers functional group.
This register is Read Only.

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supersec</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMemSz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CohWalk</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MaintBcst</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BPMaint</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMaintSW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMaintVA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure B2-63  ID_MMFR3_EL1 bit assignments

Supersec, [31:28]
Supersections. Indicates support for supersections:
0x0  Supersections supported.

CMemSz, [27:24]
Cached memory size. Indicates the size of physical memory supported by the core caches:
0x2  1TByte or more, corresponding to a 40-bit or larger physical address range.

CohWalk, [23:20]
Coherent walk. Indicates whether translation table updates require a clean to the point of unification:
0x1  Updates to the translation tables do not require a clean to the point of unification to ensure visibility by subsequent translation table walks.

PAN, [19:16]
Privileged Access Never.
0x2  PAN supported and new ATS1CPRP and ATS1CPWP instructions supported.

MaintBcst, [15:12]
Maintenance broadcast. Indicates whether cache, TLB, and branch predictor operations are broadcast:
0x2  Cache, TLB, and branch predictor operations affect structures according to shareability and defined behavior of instructions.

BPMaint, [11:8]
Branch predictor maintenance. Indicates the supported branch predictor maintenance operations.
0x2  Supported branch predictor maintenance operations are:
  • Invalidate all branch predictors.
  • Invalidate branch predictors by MVA.

CMaintSW, [7:4]
Cache maintenance by set/way. Indicates the supported cache maintenance operations by set/way.

0x1 Supported hierarchical cache maintenance operations by set/way are:
- Invalidate data cache by set/way.
- Clean data cache by set/way.
- Clean and invalidate data cache by set/way.

CMaintVA, [3:0]

Cache maintenance by Virtual Address (VA). Indicates the supported cache maintenance operations by VA.

0x1 Supported hierarchical cache maintenance operations by VA are:
- Invalidate data cache by VA.
- Clean data cache by VA.
- Clean and invalidate data cache by VA.
- Invalidate instruction cache by VA.
- Invalidate all instruction cache entries.

Configurations

ID_MMFR3_EL1 is architecturally mapped to AArch32 register ID_MMFR3. See B1.71 ID_MMFR3, Memory Model Feature Register 3 on page B1-237.

Must be interpreted with ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1, and ID_MMFR4_EL1. See:
- B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 on page B2-409.
- B2.75 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 on page B2-411.
- B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 on page B2-413.
- B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1 on page B2-417.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.78 ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4, EL1

The ID_MMFR4_EL1 provides information about the memory model and memory management support in AArch32.

Bit field descriptions

ID_MMFR4_EL1 is a 32-bit register, and is part of the Identification registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-24</td>
<td>RAZ</td>
</tr>
<tr>
<td>23-20</td>
<td>LSM</td>
</tr>
<tr>
<td>19-16</td>
<td>HD</td>
</tr>
<tr>
<td>15-12</td>
<td>CNP</td>
</tr>
<tr>
<td>11-8</td>
<td>XNX</td>
</tr>
<tr>
<td>7-4</td>
<td>AC2</td>
</tr>
<tr>
<td>3-0</td>
<td>SpecSEI</td>
</tr>
</tbody>
</table>

Figure B2-64 ID_MMFR4_EL1 bit assignments

RAZ, [31:24]
Read-As-Zero.

LSM, [23:20]
Load/Store Multiple. Indicates whether adjacent loads or stores can be combined. The value is:
0x0 LSMAOE and nTLSMD bit not supported.

HD, [19:16]
Presence of Hierarchical Disables. Enables an operating system or hypervisor to hand over up to 4 bits of the last level page table descriptor (bits[62:59] of the page table entry) for use by hardware for IMPLEMENTATION DEFINED usage. The value is:
0x2 Hierarchical Permission Disables and Hardware allocation of bits[62:59] supported.

CNP, [15:12]
Common Not Private. Indicates support for selective sharing of TLB entries across multiple PEs. The value is:
0x1 CnP bit supported.

XNX, [11:8]
Execute Never. Indicates whether the stage 2 translation tables allows the stage 2 control of whether memory is executable at EL1 independent of whether memory is executable at EL0. The value is:
0x1 EL0/EL1 execute control distinction at stage2 bit supported.

AC2, [7:4]
Indicates the extension of the ACTLR and HACTLR registers using ACTLR2 and HACTLR2. The value is:
0x1 ACTLR2 and HACTLR2 are implemented.

SpecSEI, [3:0]
Describes whether the core can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches. The value is:
0x0 The core never generates an SError interrupt due to an external abort on a speculative read.
Configurations

ID_MMFR4_EL1 is architecturally mapped to AArch64 register ID_MMFR4. See
B1.72 ID_MMFR4, Memory Model Feature Register 4 on page B1-239.

There is one copy of this register that is used in both Secure and Non-secure states.

Must be interpreted with ID_MMFR0_EL1, ID_MMFR1_EL1, ID_MMFR2_EL1, and
ID_MMFR3_EL1. See:

• B2.74 ID_MMFR0_EL1, AArch32 Memory Model Feature Register 0, EL1 on page B2-409.
• B2.75 ID_MMFR1_EL1, AArch32 Memory Model Feature Register 1, EL1 on page B2-411.
• B2.76 ID_MMFR2_EL1, AArch32 Memory Model Feature Register 2, EL1 on page B2-413.
• B2.77 ID_MMFR3_EL1, AArch32 Memory Model Feature Register 3, EL1 on page B2-415.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm®
**B2.79 ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1**

The ID_PFR0_EL1 provides top-level information about the instruction sets supported by the core in AArch32.

**Bit field descriptions**

ID_PFR0_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

![Figure B2-65 ID_PFR0_EL1 bit assignments](image)

RAS, [31:28]

RAS extension version. The value is:

\[ 0x1 \quad \text{Version 1 of the RAS extension is present.} \]

RES0, [27:20]

\[ \text{RES0} \quad \text{Reserved.} \]

CSV2, [19:16]

\[ 0x0 \quad \text{This device does not disclose whether branch targets trained in one context can affect speculative execution in a different context.} \]

State3, [15:12]

Indicates support for *Thumb Execution Environment* (T32EE) instruction set. This value is:

\[ 0x0 \quad \text{Core does not support the T32EE instruction set.} \]

State2, [11:8]

Indicates support for Jazelle. This value is:

\[ 0x1 \quad \text{Core supports trivial implementation of Jazelle.} \]

State1, [7:4]

Indicates support for T32 instruction set. This value is:

\[ 0x3 \quad \text{Core supports T32 encoding after the introduction of Thumb-2 technology, and for all 16-bit and 32-bit T32 basic instructions.} \]

State0, [3:0]

Indicates support for A32 instruction set. This value is:

\[ 0x1 \quad \text{A32 instruction set implemented.} \]

**Configurations**

ID_PFR0_EL1 is architecturally mapped to AArch32 register ID_PFR0. See *B1.73 ID_PFR0, Processor Feature Register 0* on page B1-241.
Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.80 ID_PFR1_EL1, AArch32 Processor Feature Register 1, EL1

The ID_PFR1_EL1 provides information about the programmers model and architecture extensions supported by the core.

### Bit field descriptions

ID_PFR1_EL1 is a 32-bit register, and must be interpreted with ID_PFR0. It is part of the Identification registers functional group.

This register is Read Only.

![Bit assignments](image)

**Figure B2-66 ID_PFR1_EL1 bit assignments**

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>GIC CPU</td>
</tr>
<tr>
<td>27-19</td>
<td>GenTimer</td>
</tr>
<tr>
<td>18-15</td>
<td>MProgMod</td>
</tr>
<tr>
<td>14-11</td>
<td>Security</td>
</tr>
<tr>
<td>10-7</td>
<td>Virtualization</td>
</tr>
<tr>
<td>6-3</td>
<td>RES0</td>
</tr>
<tr>
<td>2-0</td>
<td>ProgMod</td>
</tr>
</tbody>
</table>

**GIC CPU, [31:28]**

GIC CPU support:

\[0x0\] GIC CPU interface is disabled, GICCDISABLE is HIGH.

\[0x1\] GIC CPU interface is implemented and enabled, GICCDISABLE is LOW.

**RES0, [27:20]**

RES0 Reserved.

**GenTimer, [19:16]**

Generic Timer support:

\[0x1\] Generic Timer is implemented.

**Virtualization, [15:12]**

Indicates support for Virtualization:

\[0x1\] The following Virtualization is implemented:

- The SCR.SIF bit.
- The modifications to the SCR.AW and SCR.FW bits described in the Virtualization Extensions.
- The MSR (Banked register) and MRS (Banked register) instructions.
- The ERET instruction.
- EL2, Hyp mode, the HVC instruction implemented.

**MProgMod, [11:8]**

M profile programmers model support:

\[0x0\] Not supported.

**Security, [7:4]**

Security support:
0x1 The following Security items are implemented:
  • The VBAR register.
  • The TTBCR.PDO and TTBCR.PDI bits.
  • The ability to access Secure or Non-secure physical memory is supported.
  • EL3, Monitor mode, the SMC instruction implemented.

**ProgMod, [3:0]**

Indicates support for the standard programmers model for Armv4 and later.

Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined, and System modes:

0x1 Supported.

**Configurations**

ID_PFR1_EL1 is architecturally mapped to AArch32 register ID_PFR1. See *B1.74 ID_PFR1, Processor Feature Register 1* on page B1-243.

Bit fields and details not provided in this description are architecturally defined. See the *Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.81 ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1

The ID_PFR2_EL1 provides information about the programmers model and architecture extensions supported by the core.

Bit field descriptions

ID_PFR2_EL1 is a 32-bit register, and is part of the Identification registers functional group. This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:8</td>
<td>RES0</td>
</tr>
<tr>
<td>7:4</td>
<td>SSBS</td>
</tr>
<tr>
<td>3:0</td>
<td>CSV3</td>
</tr>
</tbody>
</table>

![Figure B2-67 ID_PFR2_EL1 bit assignments](image)

**RES0**, [31:8]

RES0  Reserved.

**SSBS**, [7:4]

1  AArch32 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypassing Safe (SSBS).

**CSV3**, [3:0]

1  Data loaded under speculation with a permission or domain fault cannot be used to form an address or generate condition codes to be used by instructions newer than the load in the speculative sequence. This is the reset value.

Configurations

There are no configuration notes.
B2.82 IFSR32_EL2, Instruction Fault Status Register, EL2

The IFSR32_EL2 allows access to the AArch32 IFSR register from AArch64 state only. Its value has no effect on execution in AArch64 state.

Bit field descriptions

IFSR32_EL2 is a 32-bit register, and is part of the Exception and fault handling registers functional group.

There are two formats for this register. The current translation table format determines which format of the register is used.

- B2.82.1 IFSR32_EL2 with Short-descriptor translation table format on page B2-424.
- B2.82.2 IFSR32_EL2 with Long-descriptor translation table format on page B2-424.

Configurations

IFSR32_EL2 is architecturally mapped to AArch32 register IFSR(NS). See B1.75 IFSR, Instruction Fault Status Register on page B1-245.

RW fields in this register reset to UNKNOWN values.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

This section contains the following subsections:

- B2.82.1 IFSR32_EL2 with Short-descriptor translation table format on page B2-424.
- B2.82.2 IFSR32_EL2 with Long-descriptor translation table format on page B2-424.

B2.82.1 IFSR32_EL2 with Short-descriptor translation table format

IFSR32_EL2 has a specific format when using the Short-descriptor translation table format.

The following figure shows the IFSR32_EL2 bit assignments when using the Short-descriptor translation table format.

When TTBCR.EAE==0:

```
31   17  16  15  13  12  11  10  9   8   4  3   0
|FnV| ExT| RES| LPAE| FS[4]|
```

Figure B2-68 IFSR32_EL2 bit assignments for Short-descriptor translation table format

ExT, [12]

External abort type.

Read as zero.

For aborts other than external aborts, this bit always returns 0.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

B2.82.2 IFSR32_EL2 with Long-descriptor translation table format

IFSR32_EL2 has a specific format when using the Long-descriptor translation table format.
The following figure shows the IFSR32_EL2 bit assignments when using the Long-descriptor translation table format.

When TTBCR.EAE==1:

![Figure B2-69 IFSR32_EL2 bit assignments for Long-descriptor translation table format](image)

**Figure B2-69 IFSR32_EL2 bit assignments for Long-descriptor translation table format**

ExT, [12]

External abort type.

Read as zero.

For aborts other than external aborts, this bit always returns 0.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.83 LORC_EL1, LORegion Control Register, EL1

The LORC_EL1 register enables and disables LORegions, and selects the current LORegion descriptor.

**Bit field descriptions**

LORC_EL1 is a 64-bit register and is part of the Virtual memory control registers functional group.

![Figure B2-70 LORC_EL1 bit assignments](image)

**[63:4]**

Reserved, RES0.

**DS, [3:2]**

Descriptor Select. Number that selects the current LORegion descriptor accessed by the LORSA_EL1, LOREA_EL1, and LORN_EL1 registers.

**[1]**

Reserved, RES0.

**EN, [0]**

Enable. The possible values are:

- 0 Disabled. This is the reset value.
- 1 Enabled.

**Configurations**

The LORC_EL1 register is only applicable to the AArch64 state and is not accessible at any Exception level in AArch32.

RW fields in this register reset to architecturally **UNKNOWN** values.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.84 LOREA_EL1, LORegion End Address Register, EL1

The LOREA_EL1 register holds the physical address of the end of the LORegion described in the current LORegion descriptor selected by LORC_EL1.DS.

**Bit field descriptions**

LOREA_EL1 is a 64-bit register and is part of the Virtual memory control registers functional group.

![LOREA_EL1 bit assignments](image)

- **[63:48]** Reserved, RES0.
- **EA, [47:16]** End physical address bits.
- **[15:0]** Reserved, RES0.

**Configurations**

The LOREA_EL1 register is only applicable to the AArch64 state and is not accessible at any exception level in AArch32.

- If no LORegion descriptors are supported by the core, then this register is RES0.
- If LORC_EL1.DS points to a LORegion that is not supported by the core, then this register is RES0.
- RW fields in this register reset to architecturally unknown.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
B2.85  LORID_EL1, Limited Order Region Identification Register, EL1

The LORID_EL1 indicates the number of LORegions and LORegion descriptors supported by the Cortex-A55 core.

Bit field descriptions

LORID_EL1 is a 64-bit register, and is part of the Virtual memory control registers functional group. This register is Read Only.

![Figure B2-72  LORID_EL1 bit assignments](image)

<table>
<thead>
<tr>
<th>63</th>
<th>24</th>
<th>16</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>LR</td>
<td>RES0</td>
<td>LD</td>
</tr>
</tbody>
</table>

RES0, [63:24]
Reserved, RES0.

LD, [23:16]
Indicates the number of LOR Descriptors supported by the core. The value is:

\[0 \times 4\] Four LOR Descriptors supported.

RES0, [15:8]
Reserved, RES0.

LR, [7:0]
Indicates the number of LORegions supported by the core. The value is:

\[0 \times 4\] Four LORegions supported.

Configurations

The LORID_EL1 is only applicable to the AArch64 state and is not accessible at any exception level in AArch32.

Bit fields and details not provided in this description are architecturally defined. See the *Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.86  LORN_EL1, LORegion Number Register, EL1

The LORN_EL1 register holds the number of the LORegion described in the current LORegion descriptor selected by LORC_EL1.DS.

**Bit field descriptions**

LORN_EL1 is a 64-bit register and is part of the Virtual memory control registers functional group.

![LORN_EL1 bit assignments](image)

Figure B2-73  LORN_EL1 bit assignments

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63:2</td>
<td>Reserved, RES0</td>
</tr>
<tr>
<td>1:0</td>
<td>Num</td>
</tr>
</tbody>
</table>

**Num, [1:0]**

Indicates the LORegion number.

**Configurations**

The LORN_EL1 register is only applicable to the AArch64 state and is not accessible at any Exception level in AArch32.

RW fields in this register reset to architecturally unknown values.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.87 LORSA_EL1, LORegion Start Address Register, EL1

The LORSA_EL1 register indicates whether the current LORegion descriptor selected by LORC_EL1.DS is is enabled, and holds the physical address of the start of the LORegion.

Bit field descriptions

LORSA_EL1 is a 64-bit register and is part of the Virtual memory control registers functional group.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63-48</td>
<td>RES0</td>
</tr>
<tr>
<td>47-16</td>
<td>SA</td>
</tr>
<tr>
<td>15-1</td>
<td>RES0</td>
</tr>
<tr>
<td>0</td>
<td>Valid</td>
</tr>
</tbody>
</table>

RES0, [63:48]
Reserved, RES0.

SA, [47:16]
Start physical address bits.

RES0, [15:1]
Reserved, RES0.

Valid, [0]
Valid. Indicates whether the LORegion Descriptor is enabled. The possible values are:
0  Not valid. This is the reset value.
1  Valid.

Configurations

The LORSA_EL1 register is only applicable to the AArch64 state and is not accessible at any exception level in AArch32.

If no LORegion descriptors are supported by the core, then this register is RES0.

If LORC_EL1.DS points to a LORegion that is not supported by the core, then this register is RES0.

RW fields in this register reset to architecturally UNKNOWN values.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.88 MDCR_EL3, Monitor Debug Configuration Register, EL3

The MDCR_EL3 provides configuration options for Security to self-hosted debug.

**Bit field descriptions**

MDCR_EL3 is a 32-bit register, and is part of:
- The Debug registers functional group.
- The Security registers functional group.

![Figure B2-75 MDCR_EL3 bit assignments](image)

**EPMAD, [21]**

External debugger access to Performance Monitors registers disabled. This disables access to these registers by an external debugger. The possible values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Access to Performance Monitors registers from external debugger is permitted.</td>
</tr>
<tr>
<td>1</td>
<td>Access to Performance Monitors registers from external debugger is disabled, unless overridden by authentication interface.</td>
</tr>
</tbody>
</table>

**EDAD, [20]**

External debugger access to breakpoint and watchpoint registers disabled. This disables access to these registers by an external debugger. The possible values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Access to breakpoint and watchpoint registers from external debugger is permitted.</td>
</tr>
<tr>
<td>1</td>
<td>Access to breakpoint and watchpoint registers from external debugger is disabled, unless overridden by authentication interface.</td>
</tr>
</tbody>
</table>

**SPME, [17]**

Secure performance monitors enable. This enables event counting exceptions from Secure state. The possible values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Event counting prohibited in Secure state.</td>
</tr>
<tr>
<td>1</td>
<td>Event counting allowed in Secure state.</td>
</tr>
</tbody>
</table>

**SPD32, [15:14]**

AArch32 secure privileged debug. Enables or disables debug exceptions from Secure state if Secure EL1 is using AArch32, other than software breakpoint instructions. The possible values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Legacy mode. Debug exceptions from Secure EL1 are enabled only if AArch32SelfHostedSecurePrivilegedInvasiveDebugEnabled().</td>
</tr>
<tr>
<td>01</td>
<td>Reserved.</td>
</tr>
<tr>
<td>10</td>
<td>Secure privileged debug disabled. Debug exceptions from Secure EL1 are disabled.</td>
</tr>
<tr>
<td>11</td>
<td>Secure privileged debug enabled. Debug exceptions from Secure EL1 are enabled.</td>
</tr>
</tbody>
</table>

The reset value is **UNKNOWN**.
TDOSA, [10]

Trap accesses to the OS debug system registers, OSLAR_EL1, OSLSR_EL1, OSDLR_EL1, and
DBGPRCR_EL1 OS.
0    Accesses are not trapped.
1    Accesses to the OS debug system registers are trapped to EL3.

The reset value is UNKNOWN.

TDA, [9]

Trap accesses to the remaining sets of debug registers to EL3.
0    Accesses are not trapped.
1    Accesses to the remaining debug system registers are trapped to EL3.

The reset value is UNKNOWN.

Configurations

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the
B2.89 MIDR_EL1, Main ID Register, EL1

The MIDR_EL1 provides identification information for the core, including an implementer code for the device and a device ID number.

**Bit field descriptions**

MIDR_EL1 is a 32-bit register, and is part of the Identification registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implementer</td>
<td>Variant</td>
<td>Architecture</td>
<td>PartNum</td>
<td>Revision</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Figure B2-76* MIDR_EL1 bit assignments

**Implementer, [31:24]**

Indicates the implementer code. This value is:

0x41  ASCII character 'A' - implementer is Arm Limited.

**Variant, [23:20]**

Indicates the variant number of the core. This is the major revision number x in the rxp description of the product revision status. This value is:

0x2  r2p0.

**Architecture, [19:16]**

Indicates the architecture code. This value is:

0xF  Defined by CPUID scheme.

**PartNum, [15:4]**

Indicates the primary part number. This value is:

0x05  Cortex-A55 core.

**Revision, [3:0]**

Indicates the minor revision number of the core. This is the minor revision number y in the py part of the rxpy description of the product revision status. This value is:

0x0  r2p0.

**Configurations**

The MIDR_EL1 is:

- Architecturally mapped to the AArch32 MIDR register. See *B1.76 MIDR, Main ID Register* on page B1-247.
- Architecturally mapped to external MIDR_EL1 register.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
B2.90  MPIDR_EL1, Multiprocessor Affinity Register, EL1

The MPIDR_EL1 provides an additional core identification mechanism for scheduling purposes in a cluster.

Bit field descriptions

MPIDR_EL1 is a 64-bit register, and is part of the Other system control registers functional group. This register is Read Only.

![Figure B2-77  MPIDR_EL1 bit assignments](image)

RES0, [63:40]
RES0  Reserved.

Aff3, [39:32]
Affinity level 3. Highest level affinity field.

CLUSTERID
Indicates the value read in the CLUSTERIDAFF3 configuration signal.

RES1, [31]
RES1  Reserved.

U, [30]
Indicates a single core system, as distinct from core 0 in a cluster. This value is:

0  Core is part of a multiprocessor system. This is the value for implementations with more than one core, and for implementations with an ACE or CHI master interface.

[29:25]
UNK  Reserved.

MT, [24]
Indicates whether the lowest level of affinity consists of logical cores that are implemented using a multithreading type approach. This value is:

1  Performance of PEs at the lowest affinity level is very interdependent.

Affinity0 represents threads. Cortex-A55 is not multithreaded, but may be in a system with other cores that are multithreaded.

Aff2, [23:16]
Affinity level 2. Second highest level affinity field.
CLUSTERID
Indicates the value read in the CLUSTERIDAFF2 configuration signal.

Aff1, [15:12]
Part of Affinity level 1. Third highest level affinity field.
RAZ Read-As-Zero.

Aff1, [11:8]
Part of Affinity level 1. Third highest level affinity field.
CPUID Identification number for each CPU in the Cortex-A55 cluster:
0x0 MP1: CPUID: 0.
to
0x7 MP8: CPUID: 7.

Aff0, [7:0]
Affinity level 0. The level identifies individual threads within a multithreaded core. The Cortex-
A55 core is single-threaded, so this field has the value 0x00.

Configurations
- MPIDR_EL1[31:0] is:
  - Architecturally mapped to AArch32 register MPIDR. See B1.77 MPIDR, Multiprocessor
    Affinity Register on page B1-248.
  - Mapped to external register EDDEV AFF0.

- MPIDR_EL1[63:32] is mapped to external register EDDEV AFF1.

Bit fields and details that are not provided in this description are architecturally defined. See the
B2.91 PAR_EL1, Physical Address Register, EL1

The PAR_EL1 returns the output address from an address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.

**Bit field descriptions, PAR_EL1.F is 0**

The following figure shows the PAR bit assignments when PAR.F is 0.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>ATTR</td>
</tr>
<tr>
<td>56</td>
<td></td>
</tr>
<tr>
<td>55</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>PA</td>
</tr>
<tr>
<td>39</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**Figure B2-78 PAR bit assignments, PAR_EL1.F is 0**

**IMP DEF, [10]**

IMPLEMENTATION DEFINED. Bit[10] is RES0.

**F, [0]**

Indicates whether the instruction performed a successful address translation.

0 Address translation completed successfully.
1 Address translation aborted.

**Configurations**

There are no configuration notes.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

**Bit field descriptions, PAR_EL1.F is 1**

See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.92 REVIDR_EL1, Revision ID Register, EL1

The REVIDR_EL1 provides revision information, additional to MIDR_EL1, that identifies minor fixes (errata) which might be present in a specific implementation of the Cortex-A55 core.

**Bit field descriptions**

REVIDR_EL1 is a 32-bit register, and is part of the Identification registers functional group.

This register is Read Only.

![Figure B2-79 REVIDR_EL1 bit assignments](image)

**Configurations**

REVIDR_EL1 is architecturally mapped to AArch32 register REVIDR. See *B1.79 REVIDR, Revision ID Register* on page B1-255.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
**B2.93 RVBAR_EL3, Reset Vector Base Address Register, EL3**

If EL3 is the highest Exception level implemented, RVBAR_EL3 contains the implementation-defined address that execution starts from after reset when executing in AArch64 state.

**Bit field descriptions**

RVBAR_EL3 is a 64-bit register, and is part of the Reset management registers functional group.

This register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[63:40]</td>
<td>RES0</td>
</tr>
<tr>
<td>[39:0]</td>
<td>RVBA</td>
</tr>
</tbody>
</table>

**RES0, [63:40]**

Reserved, RES0.

**RVBA, [39:0]**

Reset Vector Base Address. The address that execution starts from after reset when executing in 64-bit state. Bits[1:0] of this register are 0b00, as this address must be aligned, and bits [63:40] are 0x000000 because the address must be within the physical address size supported by the core.

The Reset Vector Base Address is determined by the signal RVBARADDRx.

**Configurations**

There is no configuration information.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
### B2.94 SCTLR_EL1, System Control Register, EL1

The SCTLR_EL1 provides top level control of the system, including its memory system, at EL1 and EL0.

**Bit field descriptions**

SCTLR_EL1 is a 32-bit register, and is part of the Other system control registers functional group.

![SCTLR_EL1 bit assignments](image)

**EE, [25]**

Exception endianness. The value of this bit controls the endianness for explicit data accesses at EL1. This value also indicates the endianness of the translation table data for translation table lookups. The possible values of this bit are:

- 0: Little-endian.
- 1: Big-endian.

The reset value of this bit is determined by the CFGEND configuration signal.

**E0E, [24]**

Endianness of explicit data access at EL0. The possible values are:

- 0: Explicit data accesses at EL0 are little-endian. This is reset value.
- 1: Explicit data accesses at EL0 are big-endian.

**SED, [8]**

SETEND instruction disable. The possible values are:

- 0: The SETEND instruction is enabled. This is the reset value.
- 1: The SETEND instruction is UNDEFINED.

**Configurations**

SCTLR_EL1 is architecturally mapped to AArch32 register SCTLR(NS) See *B1.81 SCTLR, System Control Register on page B1-257.*

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.95  **SCTLR_EL2, System Control Register, EL2**

The SCTLR_EL2 provides top-level control of the system, including its memory system at EL2.

**Bit field descriptions**

SCTLR_EL2 is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Other system control registers functional group.

Apart from bits [12], [2], and [0], this register resets to **UNKNOWN** values.

**Configurations**

SCTLR_EL2 is architecturally mapped to AArch32 register HSCTLR. See *B1.56 HSCTLR, Hyp System Control Register* on page B1-210.

If EL2 is not implemented, this register is **RES0** from EL3.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8*, for Armv8-A architecture profile.
B2.96  **SCTLR_EL3, System Control Register, EL3**

The SCTLR_EL3 provides top level control of the system, including its memory system at EL3.

**Bit field descriptions**

SCTLR_EL3 is a 32-bit register, and is part of the Other system control registers functional group.

![SCTLR_EL3 bit assignments](image)

**EE, [25]**

Exception endianness. This bit controls the endianness for:
- Explicit data accesses at EL3.
- Stage 1 translation table walks at EL3.

The possible values are:
- 0  Little endian. This is the reset value.
- 1  Big endian.

**Configurations**

Some or all RW fields of this register have defined reset values. These apply only if the PE resets into EL3 using AArch64. Otherwise, RW fields in this register reset to architecturally **UNKNOWN** values.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.97 TCR_EL1, Translation Control Register, EL1

The TCR_EL1 determines which Translation Base registers define the base address register for a translation table walk required for stage 1 translation of a memory access from EL0 or EL1 and holds cacheability and shareability information.

**Bit field descriptions**

TCR_EL1 is a 64-bit register, and is part of the Virtual memory control registers functional group.

---

**Note**

Bits[50:39], architecturally defined, are implemented in the core.

---

**HD, [40]**

Hardware management of dirty state in stage 1 translations from EL0 and EL1. The possible values are:

- 0 Stage 1 hardware management of dirty state disabled.
- 1 Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1.

**HA, [39]**

Hardware Access flag update in stage 1 translations from EL0 and EL1. The possible values are:

- 0 Stage 1 Access flag update disabled.
- 1 Stage 1 Access flag update enabled.
Configurations

TCR_EL1 is architecturally mapped to AArch32 register TTBCR(NS).

RW fields in this register reset to UNKNOWN values.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.98 TCR_EL2, Translation Control Register, EL2

The TCR_EL2 controls translation table walks required for stage 1 translation of a memory access from EL2 and holds cacheability and shareability information.

**Bit field descriptions**

TCR_EL2 is a 64-bit register, and is part of:
- The Virtualization registers functional group.
- The Virtual memory control registers functional group.

The register has configurations of bit assignment dependent upon whether the core is running a hypervisor or running a host Host Operating System. This is controlled by the value of the E2H bit in register HCR_EL2:

0  Hypervisor configuration, see *When HCR_EL2.E2H==0* on page B2-444.
1  Host Operating System configuration: HCR_EL2.E2H==1 Address translation aborted, see *When HCR_EL2.E2H==1* on page B2-446.

**Configurations**

TCR_EL2 is architecturally mapped to AArch32 register HTCR. See the Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

**When HCR_EL2.E2H==0**

![TCR_EL2 bit assignments when HCR_EL2.E2H==0](image)

**HPD, [24]**

Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR0_EL2. The possible values are:

0  Hierarchical Permissions are enabled.
1  Hierarchical Permissions are disabled.

__________ Note __________

In this case bit[61] (APTable[0]) and bit[59] (PXNTable) of the next level descriptor attributes are required to be to be ignored by the PE, and are no longer reserved, allowing them to be used by software.

**HD, [22]**
Hardware management of dirty state in stage 1 translations from EL2. The possible values are:

0  Stage 1 hardware management of dirty state disabled.
1  Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1.

Implementation of this bit is OPTIONAL, and, if not implemented, this bit is \textit{RES0}.

\textbf{HA, [21]}

Hardware Access flag update in stage 1 translations from EL2. The possible values are:

0  Stage 1 Access flag update disabled.
1  Stage 1 Access flag update enabled.

\textbf{PS, [18:16]}

Physical address size. The possible values are:

\begin{itemize}
  \item \texttt{000}  32 bits, 4GB.
  \item \texttt{001}  36 bits, 64GB.
  \item \texttt{010}  40 bits, 1TB.
\end{itemize}

Other values are reserved.

\textbf{TG0, [15:14]}

\texttt{TTBR0\_EL2} granule size. The possible values are:

\begin{itemize}
  \item \texttt{00}  4KB.
  \item \texttt{01}  64KB.
  \item \texttt{10}  16KB.
  \item \texttt{11}  Reserved.
\end{itemize}

All other values are not supported.

\textbf{SH0, [13:12]}

Shareability attribute for memory associated with translation table walks using \texttt{TTBR0\_EL2}.

The possible values are:

\begin{itemize}
  \item \texttt{00}  Non-shareable.
  \item \texttt{01}  Reserved.
  \item \texttt{10}  Outer shareable.
  \item \texttt{11}  Inner shareable.
\end{itemize}
When HCR_EL2.E2H==1

Figure B2-86  TCR_EL2 bit assignments when HCR_EL2.E2H==1

**HD, [40]**

Hardware management of dirty state in stage 1 translations from EL0 and EL1. The possible values are:

0  Stage 1 hardware management of dirty state disabled.
1  Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1.

Implementation of this bit is OPTIONAL, and, if not implemented, this bit is RES0.

**HA, [39]**

Hardware Access flag update in stage 1 translations from EL0 and EL1. The possible values are:

0  Stage 1 Access flag update disabled.
1  Stage 1 Access flag update enabled.

Implementation of this bit is OPTIONAL, and, if not implemented, this bit is RES0.

**TG0, [15:14]**

TTBR0_EL1 granule size. The possible values are:

0b00  4KB.
0b10  16KB.
0b01  64KB.
0b11  Reserved.

All other values are not supported.

**SH0, [13:12]**

Shareability attribute for memory associated with translation table walks using TTBR0_EL1. The possible values are:
0b00  Non-shareable.
0b01  Reserved.
0b10  Outer shareable.
0b11  Inner shareable.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.99 TCR_EL3, Translation Control Register, EL3

The TCR_EL3 controls translation table walks required for stage 1 translation of memory accesses from EL3 and holds cacheability and shareability information for the accesses.

Bit field descriptions

TCR_EL3 is a 32-bit register, and is part of the Virtual memory control registers functional group.

- **HPD, [24]**
  - Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR0_EL3. The possible values are:
    
    0  Hierarchical Permissions are enabled.
    1  Hierarchical Permissions are disabled.

- **HD, [22]**
  - Hardware management of dirty state in stage 1 translations from EL3. The possible values are:
    
    0  Stage 1 hardware management of dirty state disabled.
    1  Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1.

- **HA, [21]**
  - Hardware Access flag update in stage 1 translations from EL3. The possible values are:
    
    0  Stage 1 Access flag update disabled.
    1  Stage 1 Access flag update enabled.

- **PS, [18:16]**
  - Physical address size. The possible values are:
    
    0b000  32 bits, 4GB.
0b001  36 bits, 64GB.
0b010  40 bits, 1TB.

Other values are reserved.

**TG0, [15:14]**
TTBR0_EL3 granule size. The possible values are:
0b00  4KB.
0b10  16KB.
0b01  64KB.
0b11  Reserved.

All other values are not supported.

**SH0, [13:12]**
Shareability attribute for memory associated with translation table walks using TTBR0_EL3.
The possible values are:
0b00  Non-shareable.
0b01  Reserved.
0b10  Outer shareable.
0b11  Inner shareable.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.100 TTBR0_EL1, Translation Table Base Register 0, EL1

The TTBR0_EL1 holds the base address of translation table 0, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.

This register is used when HCR_EL2.E2H is 0.

--- Note ---

When HCR_EL2.E2H is 1, TTBR0_EL2 is used.

Bit field descriptions

TTBR0_EL1 is a 64-bit register, and is part of the Virtual memory control registers functional group.

![TTBR0_EL1 bit assignments](image)

**ASID, [63:48]**

An ASID for the translation table base address. The TCR_EL1.A1 field selects either TTBR0_EL1.ASID or TTBR1_EL1.ASID.

**BADDR, [47:2]**

Translation table base address.

**RES0, [1]**

RES0 Reserved.

**CnP, [0]**

Common not Private. Supports selective sharing of TLB entries across multiple cores. The value is:

0 CnP is not supported.

1 CnP is supported.

Configurations

TTBR0_EL1 is architecturally mapped to AArch32 register TTBR0. See **B1.85 TTBR0, Translation Table Base Register 0** on page B1-269.

RW fields in this register reset to architecturally **UNKNOWN** values.

Any of the fields in this register are permitted to be cached in a TLB.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
B2.101 TTBR0_EL2, Translation Table Base Register 0, EL2

The TTBR0_EL2 holds the base address of the translation table for the stage 1 translation of memory accesses from EL2.

Bit field descriptions

TTBR0_EL2 is a 64-bit register, and is part of the Virtual memory control registers functional group.

RES0, [63:48]

RES0 Reserved.

BADDR, [47:1]

Translation table base address, bits[47:x]. Bits [x-1:1] are RES0.

x is based on the value of TCR_EL2.T0SZ, the stage of translation, and the memory translation granule size.

For instructions on how to calculate it, see the Arm® Architecture Reference Manual Arm®v8, for Arm®v8-A architecture profile.

The value of x determines the required alignment of the translation table, that must be aligned to $2^x$ bytes.

If bits [x-1:1] are not all zero, this is a misaligned translation table base address. Its effects are CONSTRAINED UNPREDICTABLE, where bits [x-1:1] are treated as if all the bits are zero. The value read back from those bits is the value written.

CnP, [0]

Common not Private. The possible values are:

0 CnP is not supported.
1 CnP is supported.

Configurations

TTBR0_EL2 is architecturally mapped to AArch32 register HTTBR, Hyp Translation Table Base Register.

When the Virtualization Host Extension is activated, TTBR0_EL2 has the same bit assignments as TTBR0_EL1.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.102 TTBR0_EL3, Translation Table Base Register 0, EL3

The TTBR0_EL3 holds the base address of the translation table for the stage 1 translation of memory accesses from EL3.

Bit field descriptions

TTBR0_EL3 is a 64-bit register, and is part of the Virtual memory control registers functional group.

![TTBR0_EL3 bit assignments](image)

**RES0, [63:48]**

**RES0**

Reserved.

**BADDR, [47:2]**

Translation table base address.

**RES0, [1]**

**RES0**

Reserved.

**CnP, [0]**

Common not Private. The possible values are:

0 CnP is not supported.
1 CnP is supported.

Configurations

TTBR0_EL3 is mapped to AArch32 register TTBR0 (S). See B1.85 TTBR0, Translation Table Base Register 0 on page B1-269.

RW fields in this register reset to architecturally **UNKNOWN** values.

Any of the fields in this register are permitted to be cached in a TLB.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.103 TTBR1_EL1, Translation Table Base Register 1, EL1

The TTBR1_EL1 holds the base address of translation table 1, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses at EL0 and EL1.

This register is used when HCR_EL2.E2H is 0.

--- Note ---
When HCR_EL2.E2H is 1, TTBR1_EL2 is used.

Bit field descriptions

TTBR1_EL1 is a 64-bit register, and is part of the Virtual memory control registers functional group.

![TTBR1_EL1 bit assignments](image)

**ASID, [63:48]**

An ASID for the translation table base address. The TCR_EL1.A1 field selects either TTBR0_EL1.ASID or TTBR1_EL1.ASID.

**BADDR, [47:2]**

Translation table base address.

**RES0, [1]**

Reserved.

**CnP, [0]**

Common not Private. Supports selective sharing of TLB entries across multiple cores. The possible values are:

- 0: CnP is not supported.
- 1: CnP is supported.

Configurations

TTBR1_EL1 is architecturally mapped to AArch32 register TTBR1 (NS). See B1.86 TTBR1, Translation Table Base Register 1 on page B1-271.

RW fields in this register reset to architecturally UNKNOWN values.

Any of the fields in this register are permitted to be cached in a TLB.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.104 TTBR1_EL2, Translation Table Base Register 1, EL2

TTBR1_EL2 has the same format and contents as TTBR1_EL1.

See B2.103 TTBR1_EL1, Translation Table Base Register 1, EL1 on page B2-453.
The VDISR_EL2 records that a virtual SError interrupt has been consumed by an ESB instruction executed at Non-secure EL1.

Bit field descriptions

VDISR_EL2 is a 64-bit register, and is part of the Reliability, Availability, Serviceability (RAS) registers functional group.

There are three formats for this register. The current translation table format determines which format of the register is used.

- When written at EL1 using long-descriptor format. See B2.105.1 VDISR_EL2 with long-descriptor translation table format on page B2-455.
- When written at EL2. See B2.105.3 VDISR_EL2 at EL1 using AArch64 on page B2-457.

Configurations

VDISR_EL2 is res0 at EL3 if EL2 is not implemented.

Present only if all the following are present and is UNDEFINED otherwise.

If the implementation supports AArch32 at EL2, VDISR_EL2 is architecturally mapped to VDISR. See B1.88 VDISR, Virtual Deferred Interrupt Status Register on page B1-274.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

This section contains the following subsections:
- B2.105.3 VDISR_EL2 at EL1 using AArch64 on page B2-457.

B2.105.1 VDISR_EL2 with long-descriptor translation table format

VDISR_EL2 has a specific format when using the Long-descriptor translation table format.

Bit field descriptions

The following figure shows the VDISR_EL2 bit assignments when EL1 is using the AArch32 Long-descriptor format.

![Figure B2-92 VDISR_EL2 bit assignments for the Long-descriptor format](image)

RES0, [63:32]

RES0 Reserved.

A, [31]

Set to 1 when ESB defers a virtual SError interrupt.

RES0, [30:16]
RES0, [63:32]  
RES0  Reserved.

A, [31]  
Set to 1 when ESB defers a virtual SError interrupt.

RES0, [30:16]  
RES0  Reserved.

AET, [15:14]  
Asynchronous Error Type. Describes the state of the PE after taking an asynchronous Data Abort exception. The value is:
0b01  Uncorrected error, Unrecoverable error (UEU).

RES0, [13:11]  

---

**B2.105.2 VDISR_EL2 with short-descriptor translation table format**

VDISR_EL2 has a specific format when using the Short-descriptor translation table format.

**Bit field descriptions**

The following figure shows the VDISR_EL2 bit assignments when EL1 is using the AArch32 Short-descriptor translation table format.

![VDISR_EL2 bit assignments for Short-descriptor translation table format](image)

---

RES0, [13:10]  
RES0  Reserved.

LPAE, [9]  
Format. The value is:
1  Using the Long-descriptor translation table format.

RES0, [8:6]  
RES0  Reserved.

STATUS, [5:0]  
Fault status code. Set to 0b010001 when ESB defers a virtual SError interrupt. The value of this field is:
0b010001  Asynchronous SError interrupt.

---

RES0, [15:14]  
Contains the value from VDFSR.AET.

RES0, [13:10]  
RES0  Reserved.

RES0, [8:6]  
RES0  Reserved.

RES0, [63:32]  
RES0  Reserved.
**FS[4], [10]**
Bit 4 of Fault status code. Set to \(0b10110\) when ESB defers a virtual SError interrupt. The value of this field is:
\(0b10110\)  Asynchronous SError interrupt.

**LPAE, [9]**
Format. The value is:
\(0b0\)  Using the Short-descriptor translation table format.

**RES0, [8:4]**
RES0  Reserved.

**FS[3:0], [3:0]**
Bits [3:0] of Fault status code. Set to \(0b10110\) when ESB defers a virtual SError interrupt. The value of this field is:
\(0b10110\)  Asynchronous SError interrupt.

---

**B2.105.3 VDISR_EL2 at EL1 using AArch64**

VDISR_EL2 has a specific format when written at EL1.

The following figure shows the VDISR_EL2 bit assignments when written at EL1 using AArch64:

![Figure B2-94 VDISR_EL2 at EL1 using AArch64](image-url)

**RES0, [63:32]**
RES0  Reserved.

**A, [31]**
Set to 1 when ESB defers an asynchronous SError interrupt.

**RES0, [30:25]**
RES0  Reserved.

**IDS, [24]**
Contains the value from VSESR_EL2.IDS.

**ISS, [23:0]**
Contains the value from VSESR_EL2, bits[23:0].
B2.106 **VMPIDR_EL2, Virtualization Multiprocessor ID Register, EL2**

The VMPIDR_EL2 provides the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR.

**Bit field descriptions**
VMPIDR_EL2 is a 64-bit register, and is part of:
- The Identification registers functional group.
- The Virtualization registers functional group.

![VMPIDR_EL2 bit assignments](image)

**VMPIDR, [63:0]**
MPIDR value returned by Non-secure EL1 reads of the MPIDR_EL1. The MPIDR description defines the subdivision of this value. See Figure B2-77 MPIDR_EL1 bit assignments on page B2-434.

**Configurations**
VMPIDR_EL2[31:0] is architecturally mapped to AArch32 register VMPIDR. See B1.89 VMPIDR, Virtualization Multiprocessor ID Register on page B1-277.

If EL2 is not implemented, reads of this register return the value of the MPIDR_EL1, and writes to the register are ignored.

RW fields in this register reset to architecturally **UNKNOWN** values.

VMPIDR_EL2 resets to the value of MPIDR_EL2.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.107  VPIDR_EL2, Virtualization Processor ID Register, EL2

The VPIDR_EL2 holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR_EL1.

**Bit field descriptions**

VPIDR_EL2 is a 32-bit register, and is part of:

- The Identification registers functional group.
- The Virtualization registers functional group.

![Figure B2-96  VPIDR_EL2 bit assignments](image)

**VPIDR, [31:0]**

MIDR_EL1 value returned by Non-secure EL1 reads of the MIDR_EL1. The MIDR_EL1 description defines the subdivision of this value. See *Figure B2-76  MIDR_EL1 bit assignments* on page B2-433.

**Configurations**

VPIDR_EL2 is architecturally mapped to AArch32 register VPIDR. See *B1.90 VPIDR, Virtualization Processor ID Register* on page B1-278.

If EL2 is not implemented, reads of this register return the value of the MIDR_EL1, and writes to the register are ignored.

RW fields in this register reset to architecturally **UNKNOWN** values.

VPIDR_EL2 resets to the value of MIDR_EL1.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.
B2.108  VSESR_EL2, Virtual SError Exception Syndrome Register

The VSESR_EL2 provides the syndrome value reported to software on taking a virtual SError interrupt exception.

**Bit field descriptions**

VSESR_EL2 is a 64-bit register, and is part of:
- The Exception and fault handling registers functional group.
- The Virtualization registers functional group.

The register has two bit assignment configurations, that depend on whether the virtual SError interrupt is taken to EL1 using AArch32 or AArch64:
- If the virtual SError interrupt is taken to EL1 using AArch32, VSESR_EL2 provides the syndrome value reported in ESR_EL1.
- If the virtual SError interrupt is taken to EL1 using AArch64, VSESR_EL2 provides the syndrome values reported in DFSR bits.

**VSESR_EL2 bit assignments when EL1 is using AArch32**

![Figure B2-97  VSESR_EL2 bit assignments when EL1 is using AArch32](image)

RES0, [63:16]
RES0  Reserved.

AET, [15:14]
Asynchronous Error Type. Describes the state of the core after taking the SError interrupt exception. Software might use the information in the syndrome registers to determine what recovery might be possible.

RES0, [13:0]
RES0  Reserved.

**VSESR_EL2 bit assignments when EL1 is using AArch64**

![Figure B2-98  VSESR_EL2 bit assignments when EL1 is using AArch64](image)

RES0, [63:25]
RES0  Reserved.
IDS, [24]

Indicates whether the deferred SError interrupt was of an IMPLEMENTATION DEFINED type. See ESR_EL1.IDS for a description of the functionality.

On taking a virtual SError interrupt to EL1 using AArch64 due to HCR_EL2.VSE == 1, ESR_EL1[24] is set to VSESR_EL2.IDS.

ISS, [23:0]

Syndrome information. See ESR_EL1.ISS for a description of the functionality.

On taking a virtual SError interrupt to EL1 using AArch32 due to HCR_EL2.VSE == 1, ESR_EL1 [23:0] is set to VSESR_EL2.ISS.

Configurations

AArch64 System register VSESR_EL2 [31:0] is architecturally mapped to AArch32 System register VDFSR. See B1.87 VDFSR, Virtual SError Exception Syndrome Register on page B1-273.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.109  VTCR_EL2, Virtualization Translation Control Register, EL2

The VTCR_EL2 controls the translation table walks required for the stage 2 translation of memory accesses from Non-secure EL0 and EL1.

It also holds cachability and shareability information for the accesses.

Bit field descriptions

VTCR_EL2 is a 32-bit register, and is part of:
- The Virtualization registers functional group.
- The Virtual memory control registers functional group.

![Figure B2-99 VTCR_EL2 bit assignments](attachment:image.png)

--- Note ---

Bits[28:25] and bits[22:21], architecturally defined, are implemented in the core.

TG0, [15:14]

TTBR0_EL2 granule size. The possible values are:
- 00  4KB.
- 01  64KB.
- 10  16KB.
- 11  Reserved.

All other values are not supported.

Configurations

VTCR_EL2 is architecturally mapped to AArch32 register VTCR. See B1.91 VTCR, Virtualization Translation Control Register on page B1-279.

RW fields in this register reset to architecturally unknown values.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2.110  VTTBR_EL2, Virtualization Translation Table Base Register, EL2

VTTBR_EL2 holds the base address of the translation table for the stage 2 translation of memory accesses from Non-secure modes other than Hyp mode.

**Bit field descriptions**
VTTBR_EL2 is a 64-bit register, and is part of:
• The Virtualization registers functional group.
• The Virtual memory control registers functional group.

![Figure B2-100  VTTBR_EL2 bit assignments](image)

- **CnP, [0]**
  Common not Private. The reset value is:
  0  CnP is not supported.

**Configurations**
VTTBR_EL2 is architecturally mapped to AArch32 register VTTBR. See [B1.92 VTTBR, Virtualization Translation Table Base Register](#) on page B1-281.

Used in conjunction with the VTCR.

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally **UNKNOWN** values.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm*® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B2 AArch64 system registers

B2.110 VTTBR_EL2, Virtualization Translation Table Base Register, EL2
Chapter B3
Error system registers

This chapter describes the error registers accessed by both the AArch32 error registers and the AArch64 error registers.

It contains the following sections:

- B3.1 Error system register summary on page B3-466.
- B3.2 ERR0ADDR, Error Record Address Register on page B3-468.
- B3.3 ERR0CTRLR, Error Record Control Register on page B3-469.
- B3.4 ERR0FR, Error Record Feature Register on page B3-471.
- B3.5 ERR0MISC0, Error Record Miscellaneous Register 0 on page B3-473.
- B3.6 ERR0MISC1, Error Record Miscellaneous Register 1 on page B3-475.
- B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register on page B3-476.
- B3.8 ERR0PFGCTRLR, Error Pseudo Fault Generation Control Register on page B3-477.
- B3.9 ERR0PFGFR, Error Pseudo Fault Generation Feature Register on page B3-479.
- B3.10 ERR0STATUS, Error Record Primary Status Register on page B3-481.
B3.1 Error system register summary

This section identifies the ERR0* core error record registers accessed by both the AArch32 and AArch64 ERX* error registers.

The ERR0* registers are agnostic to the architectural state. For example, this means that for ERRSELR==0 and ERRSELR_EL1==0, ERXPFGFR and ERXPFGFR_EL1 will both access ERR0PFGFR.

For those registers not described in this chapter, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The following table describes the architectural error record registers.

<table>
<thead>
<tr>
<th>Register mnemonic</th>
<th>Size</th>
<th>Register name</th>
<th>Access aliases from AArch32 and AArch64</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERR0ADDR</td>
<td>64</td>
<td>B3.2 ERR0ADDR, Error Record Address Register on page B3-468</td>
<td>B1.32 ERXADDR, Selected Error Record Address Register on page B1-183.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR0CTLR</td>
<td>64</td>
<td>B3.3 ERR0CTLR, Error Record Control Register on page B3-469</td>
<td>B1.34 ERXCTLR, Selected Error Record Control Register on page B1-185.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR0FR</td>
<td>64</td>
<td>B3.4 ERR0FR, Error Record Feature Register on page B3-471</td>
<td>B1.36 ERXFR, Selected Error Record Feature Register on page B1-187.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR0MISC0</td>
<td>64</td>
<td>B3.5 ERR0MISC0, Error Record Miscellaneous Register 0 on page B3-473</td>
<td>B1.38 ERXMISC0, Selected Error Miscellaneous Register 0 on page B1-189.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ERR0MISC1</td>
<td>64</td>
<td>B3.6 ERR0MISC1, Error Record Miscellaneous Register 1 on page B3-475</td>
<td>B1.40 ERXMISC2, Selected Error Record Miscellaneous Register 2 on page B1-191 accesses bits [31:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table B3-1 Architectural error system register summary (continued)

<table>
<thead>
<tr>
<th>Register mnemonic</th>
<th>Size</th>
<th>Register name</th>
<th>Access aliases from AArch32 and AArch64</th>
</tr>
</thead>
</table>
| ERR0STATUS        | 32   | B3.10 ERR0STATUS, Error Record Primary Status Register on page B3-481 | B1.45 ERXSTATUS, Selected Error Record Primary Status Register on page B1-197  
B2.50 ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1 on page B2-372 |

The following table describes the error record registers that are IMPLEMENTATION DEFINED.

### Table B3-2 IMPLEMENTATION DEFINED error system register summary

<table>
<thead>
<tr>
<th>Register mnemonic</th>
<th>Size</th>
<th>Register name</th>
<th>Access aliases from AArch32 and AArch64</th>
</tr>
</thead>
</table>
| ERR0PFGCDNR       | 32   | B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register on page B3-476 | B1.42 ERXPFGCDNR, Selected Error Pseudo Fault Generation Count Down Register on page B1-193  
B2.47 ERXPFGCDNR_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1 on page B2-367 |
| ERR0PFGCTRL       | 32   | B3.8 ERR0PFGCTRL, Error Pseudo Fault Generation Control Register on page B3-477 | B1.43 ERXPFGCTRL, Selected Error Pseudo Fault Generation Control Register on page B1-195  
B2.48 ERXPFGCTRL_EL1, Selected Error Pseudo Fault Generation Control Register, EL1 on page B2-369 |
| ERR0PFGFR         | 32   | B3.9 ERR0PFGFR, Error Pseudo Fault Generation Feature Register on page B3-479 | B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register on page B1-196  
B2.49 ERXPFGFR_EL1, Selected Pseudo Fault Generation Feature Register, EL1 on page B2-371 |
B3.2 ERR0ADDR, Error Record Address Register

This register is unused in the Cortex-A55 core and marked as RES0.

Configurations

ERR0ADDR resets to 0x0000000000000000.

This register is accessible from the following registers when ERRSELR.SEL==0:

- [31:0]: B1.32 ERXADDR, Selected Error Record Address Register on page B1-183.
- [63:32]: B1.33 ERXADDR2, Selected Error Record Address Register 2 on page B1-184.
- B2.42 ERXADDR_EL1, Selected Error Record Address Register, EL1 on page B2-362.
B3.3 ERR0CTRL, Error Record Control Register

The ERR0CTRL contains enable bits for the node that write to this record:

- Enabling error detection and correction.
- Enabling an error recovery interrupt.
- Enabling a fault handling interrupt.
- Enabling error recovery reporting as a read or write error response.

Bit field descriptions

ERR0CTRL is a 64-bit register and is part of the RAS registers functional group.

\[ \text{Figure B3-1 ERR0CTRL bit assignments} \]

RES0, [63:9]

RES0 Reserved.

CFI, [8]

Fault handling interrupt for corrected errors enable. The fault handling interrupt is generated when one of the standard CE counters on ERR0MISC0 overflows and the overflow bit is set. The possible values are:

- 0 Fault handling interrupt not generated for corrected errors.
- 1 Fault handling interrupt generated for corrected errors.

The interrupt is generated even if the error status is overwritten because the error record already records a higher priority error. If the node does not support this control, this bit is RES0.

\[ \text{Note} \] This control applies to both reads and writes.

RES0, [7:4]

RES0 Reserved.

FI, [3]

Fault handling interrupt enable.

The fault handling interrupt is generated for all detected Deferred errors and Uncorrected errors. The possible values are:

- 0 Fault handling interrupt disabled.
- 1 Fault handling interrupt enabled.

UI, [2]
Uncorrected error recovery interrupt enable. When enabled, the error recovery interrupt is generated for all detected Uncorrected errors that are not deferred. The possible values are:

0  Error recovery interrupt disabled.
1  Error recovery interrupt enabled.

Note
Applies to both reads and writes.

RES0, [1]
RES0  Reserved.

ED, [0]
Enable error detection. When disabled, error detection and correction is disabled on reads. Error correction codes are still written for writes. The possible values are:

0  Error detection and correction disabled.
1  Error detection and correction enabled.

Note
The bit is set to 0 on Cold reset, meaning errors are not detected or corrected from Cold reset. This allows boot software to initialize the core without signaling errors. When the node is initialized, software can enable error detection.

Configurations
ERR0CTLR resets to 0x0000000000000000.
This register is accessible from the following registers when ERRSELR.SEL==0:
•  [31:0]: B1.34 ERXCTLR, Selected Error Record Control Register on page B1-185
•  [63:32]: B1.35 ERXCTLR2, Selected Error Record Control Register 2 on page B1-186.
•  B2.43 ERXCTLR_EL1, Selected Error Record Control Register, EL1 on page B2-363.
B3.4 ERR0FR, Error Record Feature Register

The ERR0FR defines which of the common architecturally-defined features are implemented and, of the implemented features, which are software programmable.

Bit field descriptions

ERR0FR is a 64-bit register, and is part of the Reliability, Availability, Serviceability (RAS) registers functional group.

The register is Read Only.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>[19:18]</td>
<td>Corrected Error Overwrite. The value is:</td>
<td>0b00</td>
</tr>
<tr>
<td>[17:16]</td>
<td>Error recovery interrupt for deferred errors. The value is:</td>
<td>0b00</td>
</tr>
<tr>
<td>[15]</td>
<td>Repeat counter. The value is:</td>
<td>1</td>
</tr>
<tr>
<td>[14:12]</td>
<td>Corrected Error Counter. The value is:</td>
<td>0b010</td>
</tr>
<tr>
<td>[11:10]</td>
<td>Fault handling interrupt for corrected errors. The value is:</td>
<td>0b10</td>
</tr>
<tr>
<td>[9:8]</td>
<td>In-band uncorrected error reporting. The value is:</td>
<td>0b01</td>
</tr>
<tr>
<td>[7:6]</td>
<td>Fault handling interrupt. The value is:</td>
<td>0b10</td>
</tr>
</tbody>
</table>

Figure B3-2 ERR0FR bit assignments
UI, [5:4]
Error recovery interrupt for uncorrected errors. The value is:
0b10  The node implements an error recovery interrupt and implements controls for enabling and disabling.

DE, [3:2]
Defers Errors enable. The value is:
0b01  Defers Errors always enabled.

ED, [1:0]
Error detection and correction The value is:
0b10  Error detection is controllable.

Configurations
ERR0FR is accessible from the following registers when ERRSELR.SEL==0:
•  [31:0]: B1.36 ERXFR, Selected Error Record Feature Register on page B1-187.
•  [63:32]: B1.37 ERXFR2, Selected Error Record Feature Register 2 on page B1-188.
•  B2.44 ERXFR_EL1, Selected Error Record Feature Register, EL1 on page B2-364.
B3.5 ERR0MISC0, Error Record Miscellaneous Register 0

The ERR0MISC0 is an error syndrome register. It contains corrected error counters, information to identify where the error was detected, and other state information not present in the corresponding status and address error record registers.

**Bit field descriptions**

ERR0MISC0 is a 64-bit register, and is part of the Reliability, Availability, Serviceability (RAS) registers functional group.

![Figure B3-3 ERR0MISC0 bit assignments](image)

**RES0**, [63:47]

RES0 Reserved.

**OFO**, [47]

Other Error Count Overflow.

Set when the other error count field overflows. The fault handling interrupt will be asserted when this bit is set and the corrected fault handling interrupt is enabled.

**CECO**, [46:40]

Other Error Count.

This field is incremented on any corrected memory error that does not match the location (set/way/level/cache/etc) information in this register.

**OFR**, [39]

Repeat Error Count Overflow.

Set when the repeat error count field overflows. The fault handling interrupt will be asserted when this bit is set and the corrected fault handling interrupt is enabled.

**CECR**, [38:32]

Repeat Error Count.

This field is incremented on any corrected memory error that exactly matches the location (set/way/level/cache/etc) information in this register.

**WAY**, [31:28]

Indicates the way that contained the error.

- For all RAMs in the core, only bits [31:30] are used.
- For the L1 instruction cache RAMs, this indicates the RAM bank rather than the way.

**RES0**, [27:19]

RES0 Reserved.
INDX, [18:6]
Indicates the index that contained the error.
Upper bits of the index are unused depending on the cache size.

RES0, [5:4]
RES0 Reserved.

LVL, [3:1]
Indicates the level that contained the error. The possible values are:
- 0b000 Level 1.
- 0b001 Level 2.

IND, [0]
Indicates the type of cache that contained the error. The possible values are:
- 0 L1 data cache, unified L2 cache, or TLB.
- 1 L1 instruction cache.

Configurations
ERR0MISC0 resets to 0x0000000000000000.
This register is accessible from the following registers when ERRSELR_SEL==0:
- [31:0]: B1.38 ERXMISC0, Selected Error Miscellaneous Register 0 on page B1-189.
- [63:32]: B1.39 ERXMISC1, Selected Error Miscellaneous Register 1 on page B1-190.
- B2.45 ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1 on page B2-365.
B3.6 ERR0MISC1, Error Record Miscellaneous Register 1

This register is unused in the Cortex-A55 core and marked as RES0.

Configurations

ERR0MISC1 is accessible from the following registers when ERRSELR.SEL==0:

- [31:0]: B1.40 ERXMISC2, Selected Error Record Miscellaneous Register 2 on page B1-191.
- [63:32]: B1.41 ERXMISC3, Selected Error Record Miscellaneous Register 3 on page B1-192.
- B2.46 ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1 on page B2-366.
B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register

ERR0PFGCDNR is the Cortex-A55 node register that generates one of the errors that are enabled in the corresponding ERR0PFGCTL register.

**Bit field descriptions**

ERR0PFGCDNR is a 32-bit read/write register.

```
| 31 |   |   |   |   |   |   | 0 |
|----------------|
| CDN           |
```

**Figure B3-4  ERR0PFGCDNR bit assignments**

CDN, [31:0]  Count Down value. The reset value of the Error Generation Counter is used for the countdown.

**Configurations**

There are no configuration options.

ERR0PFGCDNR resets to `0x00000000`.

ERR0PFGCDNR is accessible from the following registers when ERRSELR.SEL==0:

- **B2.47 ERXPFGCDNR_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1** on page B2-367.
### B3.8 ERR0PFGCTLR, Error Pseudo Fault Generation Control Register

The ERR0PFGCTLR is the Cortex-A55 node register that enables controlled fault generation.

#### Bit field descriptions

ERR0PFGCTLR is a 32-bit read/write register.

![Figure B3-5 ERR0PFGCTLR bit assignments](image)

**CDNEN, [31]**

Count down enable. This bit controls transfers from the value held in the ERR0PFGCDNR into the Error Generation Counter and enables this counter to start counting down. The possible values are:

- 0: The Error Generation Counter is disabled.
- 1: The value held in the ERR0PFGCDNR register is transferred into the Error Generation Counter. The Error Generation Counter counts down.

**R, [30]**

Restartable bit. When it reaches 0, the Error Generation Counter restarts from the ERR0PFGCDNR value or stops. The possible values are:

- 0: When it reaches 0, the counter stops.
- 1: When it reaches 0, the counter reloads the value stored in ERR0PFGCDNR and starts counting down again.

**RES0, [29:7]**

- RES0: Reserved.

**CE, [6]**

Corrected error generation enable. The possible values are:

- 0: No corrected error is generated.
- 1: A corrected error is generated on the next instruction that could trigger such an error.

**DE, [5]**

Deferred Error generation enable. The possible values are:

- 0: No deferred error is generated.
- 1: A deferred error is generated on the next instruction that could trigger such an error.
RES0, [4]  
RES0 Reserved.

UER, [3]  
Signaled or Recoverable Error generation enable. This bit controls whether a signaled or a recoverable error might be generated. The possible values are:

0 No signaled or recoverable error will be generated.
1 A signaled or a recoverable error is generated on the next instruction that could trigger such an error.

RES0, [2]  
RES0 Reserved.

UC, [1]  
Uncontainable error generation enable. The possible values are:

0 No uncontainable error is generated.
1 An uncontainable error is generated on the next instruction that could trigger such an error.

[0]  
Reserved, RES0.

Configurations  
There are no configuration notes.

ERR0PFGCTRL resets to 0x00000000.

ERR0PFGCTRL is accessible from the following registers when ERRSELR.SEL==0:

- B2.48 ERXPFGCTRL_EL1, Selected Error Pseudo Fault Generation Control Register, EL1 on page B2-369.
B3.9 ERR0PFGFR, Error Pseudo Fault Generation Feature Register

The ERR0PFGFR is the Cortex-A55 node register that defines which fault generation features are implemented.

Bit field descriptions

ERR0PFGFR is a 32-bit read-only register.

![Figure B3-6 ERR0PFGFR bit assignments](image)

PFG, [31]

Pseudo Fault Generation. The possible values are:
0 The node does not support fault injection.
1 The node implements a fault injection mechanism.

R, [30]

Restartable bit. When it reaches zero, the Error Generation Counter restarts from the ERR0PFGCDN value or stops. The possible values are:
0 The node does not support this feature.
1 This feature is controllable.

[29:7]

Reserved, RES0.

CE, [6]

Corrected Error generation. The possible values are:
0 The node does not support this feature.
1 This feature is controllable.

DE, [5]

Deferred Error generation. The possible values are:
0 The node does not support this feature.
1 This feature is controllable.

UEO, [4]

Latent or Restartable Error generation. The possible values are:
0 The node does not support this feature.

UER, [3]

Signaled or Recoverable Error generation. The possible values are:
The node does not support this feature.

This feature is controllable.

UEU, [2]
Unrecoverable Error generation. The possible values are:

0 The node does not support this feature.

UC, [1]
Uncontainable Error generation. The possible values are:

0 The node does not support this feature.

1 This feature is controllable.

[0]
Reserved, RES0.

Configurations

There are no configuration notes.

ERR0PFGFR resets to 0xC000006E.

ERR0PFGFR is accessible from the following registers when ERRSELR_SEL==0:

- B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register on page B1-196.
- B2.49 ERXPFGFR_EL1, Selected Pseudo Fault Generation Feature Register, EL1 on page B2-371.
The ERR0STATUS contains information about the error record:

- Whether any error has been detected.
- Whether any detected error was not corrected and returned to a master.
- Whether any detected error was not corrected and deferred.
- Whether a second error of the same type was detected before software handled the first error.
- Whether any error has been reported.
- Whether the other error record registers contain valid information.

**Bit field descriptions**

ERR0STATUS is a 32-bit register.

**AV, [31]**

Address Valid. The values is:

0  ERR0ADDR is not valid.

**V, [30]**

Status Register valid. The possible values are:

0  ERR0STATUS is not valid.
1  ERR0STATUS is valid. At least one error has been recorded.

**UE, [29]**

Uncorrected error. The possible values are:

0  No error that could not be corrected or deferred has been detected.
1  At least one error that could not be corrected or deferred has been detected. If error recovery interrupts are enabled, then the interrupt signal is asserted until this bit is cleared.

**ER, [28]**

Error reported. The possible values are:

0  No external abort has been reported.
1  The node has reported an external abort to the master that is in access or making a transaction.

**OF, [27]**

Overflow. The possible values are:
• If UE == 1, then no error status for an Uncorrected error has been discarded.
• If UE == 0 and DE == 1, then no error status for a Deferred error has been discarded.
• If UE == 0, DE == 0, and CE != \(0b00\), then:
  — If a Corrected error counter is implemented, it has not overflowed.
  — If no Corrected error counter is implemented, no error status for a Corrected error has been discarded.

1 More than one error has occurred and so details of the other error have been discarded.

**MV, [26]**
Miscellaneous Registers Valid. The possible values are:
0 ERR0MISC0 and ERR0MISC1 are not valid.
1 This bit indicates that ERR0MISC0 contains additional information about any error recorded by this record.

**CE, [25:24]**
Corrected error. The possible values are:
0\(b00\) No corrected errors recorded.
0\(b10\) At least one corrected error recorded.

**DE, [23]**
Deferred error. The possible values are:
0 No errors were deferred.
1 At least one error was not corrected and deferred by poisoning.

**PN, [22]**
Poison. The value is:
0 The Cortex-A55 core cannot distinguish a poisoned value from a corrupted value.

**UET, [21:20]**
Uncorrected Error Type. The value is:
0\(b00\) Uncontainable.

**RES0, [19:16]**
RES0 Reserved.

**IERR, [15:8]**
Implementation defined error code. The possible values are:
0\(x0\) No error, or error on other RAMs.
0\(x1\) Error on L1 dirty RAM.

**SERR, [7:0]**
Primary error code. The possible values are:
0\(x0\) No error.
0\(x2\) ECC error from internal data buffer.
0\(x6\) ECC error on cache data RAM.
0\(x7\) ECC error on cache tag or dirty RAM.
0\(x8\) Parity error on TLB data RAM.
0\(x9\) Parity error on TLB tag RAM.
0\(x15\) Deferred error from slave not supported at the consumer. For example, poisoned data received from a slave by a master that cannot defer the error further.
Configurations

There are no configuration notes.

ERR0STATUS resets to 0x00000000.

ERR0STATUS is accessible from the following registers when ERRSELR.SEL==0:

- **B1.45 ERXSTATUS, Selected Error Record Primary Status Register** on page B1-197.
- **B2.50 ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1** on page B2-372.
Chapter B4
GIC registers

This chapter describes the GIC registers.

It contains the following sections:
- B4.1 CPU interface registers on page B4-487.
- B4.2 AArch32 physical GIC CPU interface system register summary on page B4-488.
- B4.3 ICC_AP0R0, Interrupt Controller Active Priorities Group 0 Register 0 on page B4-489.
- B4.4 ICC_AP1R0, Interrupt Controller Active Priorities Group 1 Register 0 on page B4-490.
- B4.5 ICC_BPR0, Interrupt Controller Binary Point Register 0 on page B4-491.
- B4.6 ICC_BPR1, Interrupt Controller Binary Point Register 1 on page B4-492.
- B4.7 ICC_CTLR, Interrupt Controller Control Register on page B4-493.
- B4.8 ICC_HSRE, Interrupt Controller Hyp System Register Enable Register on page B4-495.
- B4.9 ICC_MCTLR, Interrupt Controller Monitor Control Register on page B4-497.
- B4.10 ICC_MSRE, Interrupt Controller Monitor System Register Enable Register on page B4-499.
- B4.11 ICC_SRE, Interrupt Controller System Register Enable Register on page B4-501.
- B4.12 AArch32 virtual GIC CPU interface register summary on page B4-503.
- B4.13 ICV_AP0R0, Interrupt Controller Virtual Active Priorities Group 0 Register 0 on page B4-504.
- B4.14 ICV_AP1R0, Interrupt Controller Virtual Active Priorities Group 1 Register 0 on page B4-505.
- B4.15 ICV_BPR0, Interrupt Controller Virtual Binary Point Register 0 on page B4-506.
- B4.16 ICV_BPR1, Interrupt Controller Virtual Binary Point Register 1 on page B4-507.
- B4.17 ICV_CTLR, Interrupt Controller Virtual Control Register on page B4-508.
- B4.18 AArch32 virtual interface control system register summary on page B4-510.
- B4.19 ICH_AP0R0, Interrupt Controller Hyp Active Priorities Group 0 Register 0 on page B4-511.
- B4.20 ICH_AP1R0, Interrupt Controller Hyp Active Priorities Group 1 Register 0 on page B4-512.
- B4.21 ICH_HCR, Interrupt Controller Hyp Control Register on page B4-513.
- B4.22 ICH_VMCR, Interrupt Controller Virtual Machine Control Register on page B4-516.
- B4.23 ICH_VTR, Interrupt Controller VGIC Type Register on page B4-518.
• B4.24 AArch64 physical GIC CPU interface system register summary on page B4-520.
• B4.25 ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Register 0, EL1 on page B4-521.
• B4.26 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Register 0 EL1 on page B4-522.
• B4.27 ICC_BPR0_EL1, Interrupt Controller Binary Point Register 0, EL1 on page B4-523.
• B4.28 ICC_BPR1_EL1, Interrupt Controller Binary Point Register 1, EL1 on page B4-524.
• B4.29 ICC_CTLR_EL1, Interrupt Controller Control Register, EL1 on page B4-525.
• B4.30 ICC_CTLR_EL3, Interrupt Controller Control Register, EL3 on page B4-527.
• B4.31 ICC_SRE_EL1, Interrupt Controller System Register Enable Register, EL1 on page B4-529.
• B4.32 ICC_SRE_EL2, Interrupt Controller System Register Enable register, EL2 on page B4-531.
• B4.33 ICC_SRE_EL3, Interrupt Controller System Register Enable register, EL3 on page B4-533.
• B4.34 AArch64 virtual GIC CPU interface register summary on page B4-535.
• B4.35 ICV_AP0R0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Register 0, EL1 on page B4-536.
• B4.36 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Register 0, EL1 on page B4-537.
• B4.37 ICV_BPR0_EL1, Interrupt Controller Virtual Binary Point Register 0, EL1 on page B4-538.
• B4.38 ICV_BPR1_EL1, Interrupt Controller Virtual Binary Point Register 1, EL1 on page B4-539.
• B4.39 ICV_CTLR_EL1, Interrupt Controller Virtual Control Register, EL1 on page B4-540.
• B4.40 AArch64 virtual interface control system register summary on page B4-542.
• B4.41 ICH_AP0R0_EL2, Interrupt Controller Hyp Active Priorities Group 0 Register 0, EL2 on page B4-543.
• B4.42 ICH_AP1R0_EL2, Interrupt Controller Hyp Active Priorities Group 1 Register 0, EL2 on page B4-544.
• B4.43 ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2 on page B4-545.
• B4.44 ICH_VMCR_EL2, Interrupt Controller Virtual Machine Control Register, EL2 on page B4-548.
• B4.45 ICH_VTR_EL2, Interrupt Controller VGIC Type Register, EL2 on page B4-550.
B4.1 CPU interface registers

Each CPU interface block provides the interface for the Cortex-A55 core that interfaces with a GIC distributor within the system.

The Cortex-A55 core only supports system register access to the GIC CPU interface registers. The following table lists the three types of GIC CPU interface system registers supported in the Cortex-A55 core.

Table B4-1 GIC CPU interface system register types supported in the Cortex-A55 core.

<table>
<thead>
<tr>
<th>Register prefix</th>
<th>Register type</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC</td>
<td>Physical GIC CPU interface system registers.</td>
</tr>
<tr>
<td>ICV</td>
<td>Virtual GIC CPU interface system registers.</td>
</tr>
<tr>
<td>ICH</td>
<td>Virtual interface control system registers.</td>
</tr>
</tbody>
</table>

Access to virtual GIC CPU interface system registers is only possible at Non-secure EL1.

Access to ICC registers or the equivalent ICV registers is determined by HCR_EL2. See B2.55 HCR_EL2, Hypervisor Configuration Register, EL2 on page B2-377.

For more information on the CPU interface, see the Arm® Generic Interrupt Controller Architecture Specification.
## AArch32 physical GIC CPU interface system register summary

The following table lists the AArch32 physical GIC CPU interface system registers that have implementation-defined bits.

See the *Arm® Generic Interrupt Controller Architecture Specification* for more information and a complete list of AArch32 physical GIC CPU interface system registers.

### Table B4-2  AArch32 physical GIC CPU interface system register summary

<table>
<thead>
<tr>
<th>Name</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC_AP0R0</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>4</td>
<td>RW</td>
<td>B4.3 ICC_AP0R0, Interrupt Controller Active Priorities Group 0 Register 0 on page B4-489</td>
</tr>
<tr>
<td>ICC_AP1R0</td>
<td>0</td>
<td>12</td>
<td>9</td>
<td>0</td>
<td>RW</td>
<td>B4.4 ICC_AP1R0, Interrupt Controller Active Priorities Group 1 Register 0 on page B4-490</td>
</tr>
<tr>
<td>ICC_BPR0</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>3</td>
<td>RW</td>
<td>B4.5 ICC_BPR0, Interrupt Controller Binary Point Register 0 on page B4-491</td>
</tr>
<tr>
<td>ICC_BPR1</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>3</td>
<td>RW</td>
<td>B4.6 ICC_BPR1, Interrupt Controller Binary Point Register 1 on page B4-492</td>
</tr>
<tr>
<td>ICC_CTLR</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>4</td>
<td>RW</td>
<td>B4.7 ICC_CTLR, Interrupt Controller Control Register on page B4-493</td>
</tr>
<tr>
<td>ICC_HSRE</td>
<td>4</td>
<td>12</td>
<td>9</td>
<td>5</td>
<td>RW</td>
<td>B4.8 ICC_HSRE, Interrupt Controller Hyp System Register Enable Register on page B4-495</td>
</tr>
<tr>
<td>ICC_MCTRL</td>
<td>6</td>
<td>12</td>
<td>12</td>
<td>4</td>
<td>RW</td>
<td>B4.9 ICC_MCTRL, Interrupt Controller Monitor Control Register on page B4-497</td>
</tr>
<tr>
<td>ICC_MSRE</td>
<td>6</td>
<td>12</td>
<td>12</td>
<td>5</td>
<td>RW</td>
<td>B4.10 ICC_MSRE, Interrupt Controller Monitor System Register Enable Register on page B4-499</td>
</tr>
<tr>
<td>ICC_SRE</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>5</td>
<td>RW</td>
<td>B4.11 ICC_SRE, Interrupt Controller System Register Enable Register on page B4-501</td>
</tr>
</tbody>
</table>
B4.3 ICC_AP0R0, Interrupt Controller Active Priorities Group 0 Register 0

The ICC_AP0R0 provides information about Group 0 active priorities.

**Bit field descriptions**
This register is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- **0x00000000** No interrupt active. This is the reset value.
- **0x00000001** Interrupt active for priority 0x0.
- **0x00000002** Interrupt active for priority 0x8.
- ...
- **0x80000000** Interrupt active for priority 0xF8.

**Configurations**

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ICC_AP0R0 is architecturally mapped to AArch64 System register ICC_AP0R0_EL1.

Details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification.*
B4.4 ICC_AP1R0, Interrupt Controller Active Priorities Group 1 Register 0

The ICC_AP1R0 provides information about Group 1 active priorities.

Bit field descriptions
This register is a 32-bit register and is part of:
• The GIC system registers functional group.
• The GIC control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

0x00000000  No interrupt active. This is the reset value.
0x00000001  Interrupt active for priority 0x0.
0x00000002  Interrupt active for priority 0x8.
...
0x80000000  Interrupt active for priority 0xF8.

Configurations
There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register ICC_AP1R0 is architecturally mapped to AArch64 System register ICC_AP1R0_EL1.

Details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
B4.5 ICC_BPR0, Interrupt Controller Binary Point Register 0

ICC_BPR0 defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 0 interrupt preemption.

**Bit field descriptions**
ICC_BPR0 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

![Figure B4-1 ICC_BPR0 bit assignments](image)

- **RES0**, [31:3]  
  Reserved, RES0.

- **BinaryPoint**, [2:0]  
  The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. The minimum value implemented is:
  
  $0x2$

**Configurations**

AArch32 System register ICC_BPR0 is architecturally mapped to AArch64 System register ICC_BPR0_EL1.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*.
B4.6 ICC_BPR1, Interrupt Controller Binary Point Register 1

ICC_BPR1 defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption.

**Bit field descriptions**

ICC_BPR1 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

**RES0, [31:3]**

Reserved, RES0.

**BinaryPoint, [2:0]**

The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.

The minimum value implemented of ICC_BPR1_EL1 Secure register is 0x2.

The minimum value implemented of ICC_BPR1_EL1 Non-secure register is 0x3.

**Configurations**

AArch32 System register ICC_BPR1 is architecturally mapped to AArch64 System register ICC_BPR1_EL1.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
B4.7 ICC_CTLR, Interrupt Controller Control Register

ICC_CTLR controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

**Bit field descriptions**

ICC_CTLR is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

![Figure B4-3 ICC_CTLR bit assignments]

RES0, [31:16]

Reserved, RES0.

A3V, [15]

Affinity 3 Valid. The value is:
- 0x1 The CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.

SEIS, [14]

SEI Support. The value is:
- 0x0 The CPU interface logic does not support local generation of SEIs.

IDbits, [13:11]

Identifier bits. The value is:
- 0x0 The number of physical interrupt identifier bits supported is 16 bits.

This field is an alias of ICC_CTLR_EL3.IDbits.

PRIbits, [10:8]

Priority bits. The value is:
- 0x4 The core support 32 levels of physical priority with 5 priority bits.

RES0, [7]

Reserved, RES0.

PMHE, [6]

Priority Mask Hint Enable. This bit is an alias of ICC_CTLR_EL3.PMHE. The possible values are:

- 0x0
- 0x1
Disables use of ICC_PMR as a hint for interrupt distribution.

1 Enables use of ICC_PMR as a hint for interrupt distribution.

RES0, [5:2]

Reserved, RES0.

EOImode, [1]

End of interrupt mode for the current security state. The possible values are:

0 ICC_EOIR0 and ICC_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR are UNPREDICTABLE.

1 ICC_EOIR0 and ICC_EOIR1 provide priority drop functionality only. ICC_DIR provides interrupt deactivation functionality.

If EL3 is using AArch32, this bit is an alias of ICC_MCTLR.EOImode_EL1 {S, NS}.
If EL3 is using AArch64, this bit is an alias of ICC_CTLR_EL3.EOImode_EL1 {S, NS}.

CBPR, [0]

Common Binary Point Register. Control whether the same register is used for interrupt preemption of both Group 0 and Group 1 interrupt. The possible values are:

0 ICC_BPR0 determines the preemption group for Group 0 interrupts.

ICC_BPR1 determines the preemption group for Group 1 interrupts.

1 ICC_BPR0 determines the preemption group for Group 0 and Group 1 interrupts.

If EL3 is using AArch32, this bit is an alias of ICC_MCTLR.CBPR_EL1 {N, NS}.
If EL3 is using AArch64, this bit is an alias of ICC_CTLR_EL3.CBPR_EL1 {S, NS}.
If GICD_CTLR.DS == 0, this bit is read-only.
If GICD_CTLR.DS == 0, this bit is read/write.

Configurations

AArch32 System register ICC_CTLR (S) is architecturally mapped to AArch64 System register ICC_CTLR_EL1 (S).

AArch32 System register ICC_CTLR (NS) is architecturally mapped to AArch64 System register ICC_CTLR_EL1(NS).

Bit fields and details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4.8 ICC_HSRE, Interrupt Controller Hyp System Register Enable Register

ICC_HSRE controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL2.

**Bit field descriptions**

ICC_HSRE is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC control registers functional group.

![Figure B4-4 ICC_HSRE bit assignments](image)

RES0, [31:4]  
Reserved, RES0.

Enable, [3]  
Enables lower Exception level access to ICC_SRE. The value is:
- 0x1  Non-secure EL1 accesses to ICC_SRE do not trap to EL2.

This bit is RAO/WI.

DIB, [2]  
Disable IRQ bypass. The possible values are:
- 0x0  IRQ bypass enabled.
- 0x1  IRQ bypass disabled.

This bit is an alias of ICC_MSRE.DIB.

DFB, [1]  
Disable FIQ bypass. The possible values are:
- 0x0  FIQ bypass enabled.
- 0x1  FIQ bypass disabled.

This bit is an alias of ICC_MSRE.DFB.

SRE, [0]  
System Register Enable. The value is:
- 0x1  The System register interface for the current Security state is enabled.
This bit is RAO/WI. The core only supports a system register interface to the GIC CPU interface.

**Configurations**

AArch32 System register ICC_HSRE (S) is architecturally mapped to AArch64 System register ICC_SRE_EL2 (S).

AArch32 System register ICC_HSRE (NS) is architecturally mapped to AArch64 System register ICC_SRE_EL2 (NS).

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
B4.9 ICC_MCTLR, Interrupt Controller Monitor Control Register

ICC_MCTLR controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

Bit field descriptions

ICC_MCTLR is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Security registers functional group.
- The GIC control registers functional group.

RES0, [31:18]
Reserved, RES0.

nDS, [17]
Disable Security not supported. Read-only and writes are ignored. The value is:
0x1 The CPU interface logic does not support disabling of security, and requires that security is not disabled.

RES0, [16]
Reserved, RES0.

A3V, [15]
Affinity 3 Valid. The value is:
0x1 The CPU interface logic supports non-zero values of the Aff3 field in SGI generation System registers.

SEIS, [14]
SEI Support. The value is:
0x0 The CPU interface logic does not support generation of SEIs.

IDbits, [13:11]
Identifier bits. The value is:
0x0 The number of physical interrupt identifier bits supported is 16 bits.
This field is an alias of ICC_CTLR_EL3.IDbits.

PRIbits, [10:8]
Priority bits. The value is:
0x4          The core support 32 levels of physical priority with 5 priority bits.

RES0, [7]
Reserved, RES0.

PMHE, [6]
Priority Mask Hint Enable.

RM, [5]
SBZ. The equivalent bit in AArch64 is the Routing Modifier bit. This feature is not supported when EL3 is using AArch32. The value is:
0x0

EOImode_EL1NS, [4]
EOI mode for interrupts handled at Non-secure EL1 and EL2. Controls whether a write to an End of Interrupt register also deactivates the interrupt.
EOI mode for interrupts handled at Non-secure EL1 and EL2.

EOImode_EL1S, [3]
EOI mode for interrupts handled at Secure EL1. Controls whether a write to an End of Interrupt register also deactivates the interrupt.
EOI mode for interrupts handled at Secure EL1

EOImode_EL3, [2]
EOI mode for interrupts handled at EL3. Controls whether a write to an End of Interrupt register also deactivates the interrupt.
EOI mode for interrupts handled at EL3.

CBPR_EL1NS, [1]
Common Binary Point Register, EL1 Non-secure.
Control whether the same register is used for interrupt pre-emption of both Group 0 and Group 1 Non-secure interrupts at EL1 and EL2.

CBPR_EL1S, [0]
Common Binary Point Register, EL1 Secure.
Control whether the same register is used for interrupt pre-emption of both Group 0 and Group 1 Secure interrupt at EL1.

Configurations
This register is only accessible in Secure state.
AArch32 System register ICC_MCTLR can be mapped to AArch64 System register ICC_CTLR_EL3.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4.10 ICC_MSRE, Interrupt Controller Monitor System Register Enable Register

ICC_MSRE controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL3.

**Bit field descriptions**

ICC_MSRE is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Security registers functional group.
- The GIC control registers functional group.

![Figure B4-6 ICC_MSRE bit assignments](image)

**RES0, [31:4]**

Reserved, **RES0**.

**Enable, [3]**

Enables lower Exception level access to ICC_SRE. The value is:

- **0x1** Non-secure EL1 accesses to ICC_SRE do not trap to EL2.

This bit is RAO/WI.

**DIB, [2]**

Disable IRQ bypass. The possible values are:

- **0x0** IRQ bypass enabled.
- **0x1** IRQ bypass disabled.

**DFB, [1]**

Disable FIQ bypass. The possible values are:

- **0x0** FIQ bypass enabled.
- **0x1** FIQ bypass disabled.

**SRE, [0]**

System Register Enable. The value is:

- **0x1** The System register interface for the current Security state is enabled.

This bit is RAO/WI. The core only supports a system register interface to the GIC CPU interface.
Configurations

AArch32 System register ICC_MSRE can be mapped to AArch64 System register ICC_SRE_EL3.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4.11 ICC_SRE, Interrupt Controller System Register Enable Register

ICC_SRE controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL0 and EL1.

**Bit field descriptions**

ICC_SRE is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

<table>
<thead>
<tr>
<th>Bit (31:0)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-3</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>DIB, Disable IRQ bypass. The possible values are:</td>
</tr>
<tr>
<td></td>
<td>0x0 IRQ bypass enabled.</td>
</tr>
<tr>
<td></td>
<td>0x1 IRQ bypass disabled.</td>
</tr>
<tr>
<td>1</td>
<td>DFB, Disable FIQ bypass. The possible values are:</td>
</tr>
<tr>
<td></td>
<td>0x0 FIQ bypass enabled.</td>
</tr>
<tr>
<td></td>
<td>0x1 FIQ bypass disabled.</td>
</tr>
<tr>
<td>0</td>
<td>SRE, System Register Enable. The value is:</td>
</tr>
<tr>
<td></td>
<td>0x1 The System register interface for the current Security state is enabled.</td>
</tr>
</tbody>
</table>

This bit is an alias of ICC_MSRE.DIB.

**Configurations**

AArch32 System register ICC_SRE (S) is architecturally mapped to AArch64 System register ICC_SRE_EL1 (S).

AArch32 System register ICC_SRE (NS) is architecturally mapped to AArch64 System register ICC_SRE_EL1(NS).
Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Generic Interrupt Controller Architecture Specification*. 
The following table describes the AArch32 virtual GIC CPU interface system register that has implementation defined bits.

See the Arm® Generic Interrupt Controller Architecture Specification for more information and a complete list of AArch32 virtual GIC CPU interface system registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICV_AP0R0</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>4</td>
<td>RW</td>
<td>B4.13 ICV_AP0R0, Interrupt Controller Virtual Active Priorities Group 0 Register 0 on page B4-504</td>
</tr>
<tr>
<td>ICV_AP1R0</td>
<td>0</td>
<td>12</td>
<td>9</td>
<td>0</td>
<td>RW</td>
<td>B4.14 ICV_AP1R0, Interrupt Controller Virtual Active Priorities Group 1 Register 0 on page B4-505</td>
</tr>
<tr>
<td>ICV_BPR0</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>3</td>
<td>RW</td>
<td>B4.15 ICV_BPR0, Interrupt Controller Virtual Binary Point Register 0 on page B4-506</td>
</tr>
<tr>
<td>ICV_BPR1</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>3</td>
<td>RW</td>
<td>B4.16 ICV_BPR1, Interrupt Controller Virtual Binary Point Register 1 on page B4-507</td>
</tr>
<tr>
<td>ICV_CTLR</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>4</td>
<td>RW</td>
<td>B4.17 ICV_CTLR, Interrupt Controller Virtual Control Register on page B4-508</td>
</tr>
</tbody>
</table>
B4.13 ICV_AP0R0, Interrupt Controller Virtual Active Priorities Group 0 Register 0

The ICV_AP0R0 register provides information about virtual Group 0 active priorities.

**Bit descriptions**
This register is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- \(0x00000000\) No interrupt active. This is the reset value.
- \(0x00000001\) Interrupt active for priority \(0x0\).
- \(0x00000002\) Interrupt active for priority \(0x8\).
- ...
- \(0x80000000\) Interrupt active for priority \(0xF8\).

**Configurations**
AArch32 System register ICV_AP0R0 is architecturally mapped to AArch64 System register ICV_AP0R0_EL1.

Details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification.*
ICV_AP1R0, Interrupt Controller Virtual Active Priorities Group 1 Register 0

The ICV_AP1R0 register provides information about virtual Group 0 active priorities.

**Bit descriptions**

This register is a 32-bit register and is part of:

- The GIC system registers functional group.
- The GIC control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- 0x00000000 No interrupt active. This is the reset value.
- 0x00000001 Interrupt active for priority 0x0.
- 0x00000002 Interrupt active for priority 0x8.

...  

- 0x80000000 Interrupt active for priority 0xF8.

**Configurations**

AArch32 System register ICV_AP1R0 is architecturally mapped to AArch64 System register ICV_AP1R0_EL1.

Details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
ICV_BPR0, Interrupt Controller Virtual Binary Point Register 0

ICV_BPR0 defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines virtual Group 0 interrupt preemption.

Bit field descriptions
ICV_BPR0 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC virtual interface control registers functional group.

RES0, [31:3]
Reserved, RES0.

BinaryPoint, [2:0]
The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. The minimum value implemented is:
0x2

Configurations
AArch32 System register ICV_BPR0 is architecturally mapped to AArch64 System register ICV_BPR0_EL1.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4.16 ICV_BPR1, Interrupt Controller Virtual Binary Point Register 1

ICV_BPR1 defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines virtual Group 1 interrupt preemption.

**Bit field descriptions**

ICV_BPR1 is a 32-bit register and is part of:

- The GIC system registers functional group.
- The GIC virtual interface control registers functional group.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| RES0 | BinaryPoint |

**RES0, [31:3]**

Reserved, RES0.

**BinaryPoint, [2:0]**

The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.

- The minimum value implemented of ICV_BPR1_EL1 Secure register is 0x2.
- The minimum value implemented of ICV_BPR1_EL1 Non-secure register is 0x3.

**Configurations**

AArch32 System register ICV_BPR1 is architecturally mapped to AArch64 System register ICV_BPR1_EL1.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
ICV_CTLR, Interrupt Controller Virtual Control Register

ICV_CTLR controls aspects of the behavior of the GIC virtual CPU interface and provides information about the features implemented.

**Bit field descriptions**

ICV_CTLR is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC virtual interface control registers functional group.

![Figure B4-10 ICV_CTLR bit assignments](image-url)

**RES0, [31:16]**
Reserved, RES0.

**A3V, [15]**
Affinity 3 Valid. The value is:
- 0x1 The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.

**SEIS, [14]**
SEI Support. The value is:
- 0x0 The virtual CPU interface logic does not support local generation of SEIs.

**IDbits, [13:11]**
Identifier bits. The value is:
- 0x0 The number of physical interrupt identifier bits supported is 16 bits.

**PRIbits, [10:8]**
Priority bits. The value is:
- 0x4 Support 32 levels of physical priority (5 priority bits).

**RES0, [7:2]**
Reserved, RES0.

**VEOImode, [1]**
Virtual EOI mode. The possible values are:
ICV_EOIR0 and ICV_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICV_DIR are UNPREDICTABLE.

ICV_EOIR0 and ICV_EOIR1 provide priority drop functionality only. ICV_DIR provides interrupt deactivation functionality.

VCBPR, [0]

Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both virtual Group 0 and virtual Group 1 interrupts. The possible values are:

0  ICV_BPR0 determines the preemption group for virtual Group 0 interrupts only.
   ICV_BPR1 determines the preemption group for virtual Group 1 interrupts.

1  ICV_BPR0 determines the preemption group for both virtual Group 0 and virtual Group 1 interrupts.
   Reads of ICV_BPR1 return ICV_BPR0 plus one, saturated to 111. Writes to ICV_BPR1 are ignored.

Configurations

AArch32 System register ICV_CTLR is architecturally mapped to AArch64 System register ICV_CTLR_EL1.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
## B4.18 AArch32 virtual interface control system register summary

The following table lists the AArch32 virtual interface control system registers that have implementation defined bits.

See the *Arm® Generic Interrupt Controller Architecture Specification* for more information and a complete list of AArch32 virtual interface control system registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICH_AP0R0</td>
<td>4</td>
<td>12</td>
<td>8</td>
<td>0</td>
<td>RW</td>
<td>B4.19 ICH_AP0R0, Interrupt Controller Hyp Active Priorities Group 0 Register 0 on page B4-511</td>
</tr>
<tr>
<td>ICH_AP1R0</td>
<td>4</td>
<td>12</td>
<td>9</td>
<td>0</td>
<td>RW</td>
<td>B4.20 ICH_AP1R0, Interrupt Controller Hyp Active Priorities Group 1 Register 0 on page B4-512</td>
</tr>
<tr>
<td>ICH_HCR</td>
<td>4</td>
<td>12</td>
<td>11</td>
<td>0</td>
<td>RW</td>
<td>B4.21 ICH_HCR, Interrupt Controller Hyp Control Register on page B4-513</td>
</tr>
<tr>
<td>ICH_LR0</td>
<td>4</td>
<td>12</td>
<td>12</td>
<td>0</td>
<td>RW</td>
<td>Interrupt Controller List Registers 0-3. The Cortex-A55 core implements four ICH_LR registers, as defined by ICH_VTR.ListRegs. Accesses to the rest of the ICH_LR registers are UNDEFINED.</td>
</tr>
<tr>
<td>ICH_LR1</td>
<td>4</td>
<td>12</td>
<td>12</td>
<td>1</td>
<td>RW</td>
<td></td>
</tr>
<tr>
<td>ICH_LR2</td>
<td>4</td>
<td>12</td>
<td>12</td>
<td>2</td>
<td>RW</td>
<td></td>
</tr>
<tr>
<td>ICH_LR3</td>
<td>4</td>
<td>12</td>
<td>12</td>
<td>3</td>
<td>RW</td>
<td></td>
</tr>
<tr>
<td>ICH_VTR</td>
<td>4</td>
<td>12</td>
<td>11</td>
<td>1</td>
<td>RO</td>
<td>B4.22 ICH_VMCR, Interrupt Controller Virtual Machine Control Register on page B4-516</td>
</tr>
<tr>
<td>ICH_VMCR</td>
<td>4</td>
<td>12</td>
<td>11</td>
<td>7</td>
<td>RW</td>
<td>B4.23 ICH_VTR, Interrupt Controller VGIC Type Register on page B4-518</td>
</tr>
</tbody>
</table>
B4.19 ICH_AP0R0, Interrupt Controller Hyp Active Priorities Group 0 Register 0

The ICH_AP0R0 provides information about Group 0 active priorities for EL2.

**Bit field descriptions**
This register is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- **0x00000000**: No interrupt active. This is the reset value.
- **0x00000001**: Interrupt active for priority 0x0.
- **0x00000002**: Interrupt active for priority 0x8.
- ...  
- **0x80000000**: Interrupt active for priority 0xF8.

**Configurations**
AArch32 System register ICH_AP0R0 is architecturally mapped to AArch64 System register ICH_AP0R0_EL2.

Details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
B4.20 ICH_AP1R0, Interrupt Controller Hyp Active Priorities Group 1 Register 0

The ICH_AP1R0 provides information about Group 1 active priorities for EL2.

**Bit field descriptions**

This register is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- **0x00000000** No interrupt active. This is the reset value.
- **0x00000001** Interrupt active for priority 0x0.
- **0x00000002** Interrupt active for priority 0x8.
  ...
- **0x80000000** Interrupt active for priority 0xF8.

**Configurations**

AArch32 System register ICH_AP1R0 is architecturally mapped to AArch64 System register ICH_AP1R0_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

Details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
**B4.21 ICH_HCR, Interrupt Controller Hyp Control Register**

ICH_HCR controls the environment for VMs.

**Bit field descriptions**
ICH_HCR is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

**Figure B4-11 ICH_HCR bit assignments**

**EOIcount, [31:27]**
Number of outstanding deactivates.

**RES0, [26:15]**
Reserved, RES0.

**TDIR, [14]**
Trap Non-secure EL1 writes to ICC_DIR and ICV_DIR. The possible values are:
- \( \text{0x0} \) Non-secure EL1 writes of ICC_DIR and ICV_DIR are not trapped to EL2, unless trapped by other mechanisms.
- \( \text{0x1} \) Non-secure EL1 writes of ICC_DIR and ICV_DIR are trapped to EL2.

**TSEI, [13]**
Trap all locally generated SEIs. The value is:
- \( \text{0x0} \) Locally generated SEIs do not cause a trap to EL2.

**TALL1, [12]**
Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 1 interrupts to EL2. The possible values are:
- \( \text{0x0} \) Non-Secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts proceed as normal.
- \( \text{0x1} \) Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts trap to EL2.

**TALL0, [11]**
Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 0 interrupts to EL2. The possible values are:
0x0  Non-Secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts proceed as normal.
0x1  Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts trap to EL2.

TC, [10]
Trap all Non-secure EL1 accesses to System registers that are common to Group 0 and Group 1 to EL2. The possible values are:
0x0  Non-secure EL1 accesses to common registers proceed as normal.
0x1  Non-secure EL1 accesses to common registers trap to EL2.

RES0, [9:8]
Reserved, RES0.

VGrp1DIE, [7]
VM Group 1 Disabled Interrupt Enable. The possible values are:
0x0  Maintenance interrupt disabled.
0x1  Maintenance interrupt signaled when ICH_VMCR.VENG1 is 0.

VGrp1EIE, [6]
VM Group 1 Enabled Interrupt Enable. The possible values are:
0x0  Maintenance interrupt disabled.
0x1  Maintenance interrupt signaled when ICH_VMCR.VENG1 is 1.

VGrp0DIE, [5]
VM Group 0 Disabled Interrupt Enable. The possible values are:
0x0  Maintenance interrupt disabled.
0x1  Maintenance interrupt signaled when ICH_VMCR.VENG0 is 0.

VGrp0EIE, [4]
VM Group 0 Enabled Interrupt Enable. The possible values are:
0x0  Maintenance interrupt disabled.
0x1  Maintenance interrupt signaled when ICH_VMCR.VENG0 is 1.

NPIE, [3]
No Pending Interrupt Enable. The possible values are:
0x0  Maintenance interrupt disabled.
0x1  Maintenance interrupt signaled while the List registers contain no interrupts in the pending state.

LRENPIE, [2]
List Register Entry Not Present Interrupt Enable. The possible values are:
0x0  Maintenance interrupt disabled.
0x1  Maintenance interrupt is asserted while the EOIcount field is not 0.
UIE, [1]
Underflow Interrupt Enable. The possible values are:

0x0  Maintenance interrupt disabled.
0x1  Maintenance interrupt is asserted if none, or only one, of the List register entries is marked as a valid interrupt.

En, [0]
Enable. The possible values are:

0x0  Virtual CPU interface operation disabled.
0x1  Virtual CPU interface operation enabled.

Configurations
AArch32 System register ICH_HSR can be mapped to AArch64 System register ICH_HSR_EL2.

Bit fields and details not provided in this description are architecturally defined. See the Arm Generic Interrupt Controller Architecture Specification.
### B4.22 ICH_VMCR, Interrupt Controller Virtual Machine Control Register

ICH_VMCR enables the hypervisor to save and restore the virtual machine view of the GIC state.

#### Bit field descriptions
ICH_VMCR is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

![ICH_VMCR bit assignments](image)

**Figure B4-12** ICH_VMCR bit assignments

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
<th>Value</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:24</td>
<td>VPMR, Virtual Priority Mask</td>
<td></td>
<td>This field is an alias of ICV_PMR.Priority.</td>
</tr>
<tr>
<td>23:21</td>
<td>VBPR0, Virtual Binary Point Register, Group 0</td>
<td>0x2</td>
<td>This field is an alias of ICV_BPR0.BinaryPoint.</td>
</tr>
<tr>
<td>20:18</td>
<td>VBPR1, Virtual Binary Point Register, Group 1</td>
<td>0x3</td>
<td>This field is an alias of ICV_BPR1.BinaryPoint.</td>
</tr>
<tr>
<td>17:10</td>
<td>Reserved, RES0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>VEOIM, Virtual EOI mode</td>
<td></td>
<td>The possible values are:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x0</td>
<td>ICV_EOIR0 and ICV_EOIR1 provide both priority drop and interrupt deactivation function. Accesses to ICV_DIR are UNPREDICTABLE.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1</td>
<td>ICV_EOIR0 and ICV_EOIR1 provide priority drop function only. ICV_DIR provides interrupt deactivation function.</td>
</tr>
<tr>
<td></td>
<td>This bit is an alias of ICV_CTLR.EOImode.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8:5</td>
<td>Reserved, RES0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>VCBPR</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Virtual Common Binary Point Register. The possible values are:

- **0x0**: ICV_BPR0 determines the preemption group for virtual Group 0 interrupts only.
- ICV_BPR1 determines the preemption group for virtual Group 1 interrupts.
- **0x1**: ICV_BPR0 determines the preemption group for both virtual Group 0 and virtual Group 1 interrupts.

Reads of ICV_BPR1 return ICV_BPR0 plus one, saturated to 111. Writes to ICV_BPR1 are ignored.

**VFIQEn, [3]**

Virtual FIQ enable. The value is:

- **0x1**: Group 0 virtual interrupts are presented as virtual FIQs.

**[2]**

Reserved, RES0.

**VENG1, [1]**

Virtual Group 1 interrupt enable. The possible values are:

- **0x0**: Virtual Group 1 interrupts are disabled.
- **0x1**: Virtual Group 1 interrupts are enabled.

This bit is an alias of ICV_IGRPEN1.Enable.

**VENG0, [0]**

Virtual Group 0 interrupt enable. The possible values are:

- **0x0**: Virtual Group 0 interrupts are disabled.
- **0x1**: Virtual Group 0 interrupts are enabled.

This bit is an alias of ICV_IGRPEN0.Enable.

**Configurations**

AArch32 System register ICH_VMCR can be mapped to AArch64 System register ICH_VMCR_EL2.

If EL2 is not implemented, this register is RES0 from EL3.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
**B4.23 ICH_VTR, Interrupt Controller VGIC Type Register**

ICH_VTR reports supported GIC virtualization features.

**Bit field descriptions**
ICH_VTR is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

![ICH_VTR bit assignments](image)

**PRIbits, [31:29]**
Priority bits. The number of virtual priority bits implemented, minus one.
- 0x4 Priority implemented is 5-bit.

**PREbits, [28:26]**
The number of virtual preemption bits implemented, minus one. The value is:
- 0x4 Virtual preemption implemented is 5-bit.

**IDbits, [25:23]**
The number of virtual interrupt identifier bits supported. The value is:
- 0x0 Virtual interrupt identifier bits implemented is 16-bit.

**SEIS, [22]**
SEI Support. The value is:
- 0x0 The virtual CPU interface logic does not support generation of SEIs.

**A3V, [21]**
Affinity 3 Valid. The value is:
- 0x1 The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.

**nV4, [20]**
Direct injection of virtual interrupts not supported. The value is:
- 0x0 The CPU interface logic supports direct injection of virtual interrupts.

**TDS, [19]**
Separate trapping of Non-secure EL1 writes to ICV_DIR supported. The value is:

\[ \text{0x1} \] Implementation supports ICH_HCR.TDIR.

**RES0, [18:5]**

Reserved, RES0.

**ListRegs, [4:0]**

The number of implemented List registers, minus one. The value is:

\[ \text{3} \] The core implements four List registers.

**Configurations**

AArch32 System register ICH_VTR is architecturally mapped to AArch64 System register ICH_VTR_EL2.

If EL2 is not implemented, all bits in this register are RES0 from EL3, except for nV4, which is RES1 from EL3.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
The following table lists the AArch64 physical GIC CPU interface system registers that have IMPLEMENTATION DEFINED bits.

See the Arm® Generic Interrupt Controller Architecture Specification for more information and a complete list of AArch64 physical GIC CPU interface system registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>Op0</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICC_AP0R0_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>4</td>
<td>RW</td>
<td>B4.25 ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Register 0, EL1 on page B4-521</td>
</tr>
<tr>
<td>ICC_AP1R0_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>9</td>
<td>0</td>
<td>RW</td>
<td>B4.26 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Register 0 EL1 on page B4-522</td>
</tr>
<tr>
<td>ICC_BPR0_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>3</td>
<td>RW</td>
<td>B4.27 ICC_BPR0_EL1, Interrupt Controller Binary Point Register 0, EL1 on page B4-523</td>
</tr>
<tr>
<td>ICC_BPR1_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>3</td>
<td>RW</td>
<td>B4.28 ICC_BPR1_EL1, Interrupt Controller Binary Point Register 1, EL1 on page B4-524</td>
</tr>
<tr>
<td>ICC_CTLR_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>4</td>
<td>RW</td>
<td>B4.29 ICC_CTLR_EL1, Interrupt Controller Control Register, EL1 on page B4-525</td>
</tr>
<tr>
<td>ICC_CTLR_EL3</td>
<td>3</td>
<td>6</td>
<td>12</td>
<td>12</td>
<td>4</td>
<td>RW</td>
<td>B4.30 ICC_CTLR_EL3, Interrupt Controller Control Register, EL3 on page B4-527</td>
</tr>
<tr>
<td>ICC_SRE_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>5</td>
<td>RW</td>
<td>B4.31 ICC_SRE_EL1, Interrupt Controller System Register Enable Register, EL1 on page B4-529</td>
</tr>
<tr>
<td>ICC_SRE_EL2</td>
<td>3</td>
<td>4</td>
<td>12</td>
<td>9</td>
<td>5</td>
<td>RW</td>
<td>B4.32 ICC_SRE_EL2, Interrupt Controller System Register Enable register, EL2 on page B4-531</td>
</tr>
<tr>
<td>ICC_SRE_EL3</td>
<td>3</td>
<td>6</td>
<td>12</td>
<td>12</td>
<td>5</td>
<td>RW</td>
<td>B4.33 ICC_SRE_EL3, Interrupt Controller System Register Enable register, EL3 on page B4-533</td>
</tr>
</tbody>
</table>
**B4.25 ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Register 0, EL1**

The ICC_AP0R0_EL1 provides information about Group 0 active priorities.

**Bit descriptions**
This register is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- 0x00000000  No interrupt active. This is the reset value.
- 0x00000001  Interrupt active for priority 0x0.
- 0x00000002  Interrupt active for priority 0x8.
  ...
- 0x80000000  Interrupt active for priority 0xF8.

**Configurations**
AArch64 System register ICC_AP0R0_EL1 is architecturally mapped to AArch32 System register ICC_AP0R0.

**Accessibility**
The Cortex-A55 core supports 5-bit interrupt priority or 32 possible pre-emptible priorities. Accesses to ICC_AP0R0_EL1 are **UNDEFINED**.

Details not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
B4.26 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Register 0 EL1

The ICC_AP1R0_EL1 provides information about Group 1 active priorities.

**Bit descriptions**

This register is a 32-bit register and is part of:

- The GIC system registers functional group.
- The GIC control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- 0x00000000 No interrupt active. This is the reset value.
- 0x00000001 Interrupt active for priority 0x0.
- 0x00000002 Interrupt active for priority 0x8.

...  

- 0x80000000 Interrupt active for priority 0xF8.

**Configurations**

AArch64 System register ICC_AP1R0_EL1 is architecturally mapped to AArch32 System register ICC_AP1R0.

**Accessibility**

The Cortex-A55 core supports 5-bit interrupt priority or 32 possible preemptable priorities. Accesses to ICC_AP1R0 are UNDEFINED.

Details not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
ICC_BPR0_EL1, Interrupt Controller Binary Point Register 0, EL1

ICC_BPR0_EL1 defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 0 interrupt preemption.

**Bit field descriptions**
ICC_BPR0_EL1 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

![Figure B4-14 ICC_BPR0_EL1 bit assignments](image)

RES0, [31:3]
RES0 Reserved.

BinaryPoint, [2:0]
The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. The minimum value that is implemented is:

0x2

**Configurations**
AArch64 System register ICC_BPR0_EL1 is architecturally mapped to AArch32 System register ICC_BPR0.
Virtual accesses to this register update ICH_VMCR_EL2.VBPR0.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4.28 ICC_BPR1_EL1, Interrupt Controller Binary Point Register 1, EL1

ICC_BPR1_EL1 defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption.

Bit field descriptions

ICC_BPR1_EL1 is a 32-bit register and is part of:
• The GIC system registers functional group.
• The GIC control registers functional group.

\[ \begin{array}{cccc}
31 & 30 & \ldots & 0 \\
\end{array} \]

RES0, [31:3]
RES0 Reserved.

BinaryPoint, [2:0]

The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.

The minimum value implemented of ICC_BPR1_EL1 Secure register is \(0x2\).

The minimum value implemented of ICC_BPR1_EL1 Non-secure register is \(0x3\).

Configurations

AArch64 System register ICC_BPR1_EL1 (S) is architecturally mapped to AArch32 System register ICC_BPR1 (S).

AArch64 System register ICC_BPR1_EL1 (NS) is architecturally mapped to AArch32 System register ICC_BPR1 (NS).

Virtual accesses to this register update ICH_VMCR_EL2.VBPR1.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4.29  ICC_CTLR_EL1, Interrupt Controller Control Register, EL1

ICC_CTLR_EL1 controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

Bit field descriptions
ICC_CTLR_EL1 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

![Figure B4-16 ICC_CTLR_EL1 bit assignments](image)

RES0, [31:16]
RES0  Reserved.

A3V, [15]
Affinity 3 Valid. The value is:
1  The CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.

SEIS, [14]
SEI Support. The value is:
0  The CPU interface logic does not support local generation of SEIs.

IDbits, [13:11]
Identifier bits. The value is:
0  The number of physical interrupt identifier bits supported is 16 bits.
This field is an alias of ICC_CTLR_EL3.IDbits.

PRIbits, [10:8]
Priority bits. The value is:
0x4  The core supports 32 levels of physical priority with 5 priority bits.

RES0, [7]
RES0  Reserved.

PMHE, [6]
Priority Mask Hint Enable. This bit is an alias of ICC_CTLR_EL3.PMHE. The possible values are:
Disables use of ICC_PMR as a hint for interrupt distribution.

1 Enables use of ICC_PMR as a hint for interrupt distribution.

**RES0, [5:2]**

RES0 Reserved.

**EOImode, [1]**

End of interrupt mode for the current security state. The possible values are:

0 ICC_EOIR0 and ICC_EOIR1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR are unpredictable.

1 ICC_EOIR0 and ICC_EOIR1 provide priority drop functionality only. ICC_DIR provides interrupt deactivation functionality.

If EL3 is using AArch32, this bit is an alias of ICC_MCTLR.EOImode_EL1 {S, NS}.

If EL3 is using AArch64, this bit is an alias of ICC_CTLR_EL3.EOImode_EL1 {S, NS}.

**CBPR, [0]**

Common Binary Point Register. Control whether the same register is used for interrupt preemption of both Group 0 and Group 1 interrupt. The possible values are:

0 ICC_BPR0 determines the preemption group for Group 0 interrupts.

ICC_BPR1 determines the preemption group for Group 1 interrupts.

1 ICC_BPR0 determines the preemption group for Group 0 and Group 1 interrupts.

If EL3 is using AArch32, this bit is an alias of ICC_MCTLR.CBPR_EL1 {N, NS}.

If EL3 is using AArch64, this bit is an alias of ICC_CTLR_EL3.CBPR_EL1 {S, NS}.

If GICD_CTLR.DS == 0, this bit is read-only.

If GICD_CTLR.DS == 0, this bit is read/write.

**Configurations**

AArch64 System register ICC_CTLR_EL1 (S) is architecturally mapped to AArch32 System register ICC_CTLR (S).

AArch64 System register ICC_CTLR_EL1 (NS) is architecturally mapped to AArch32 System register ICC_CTLR(NS).

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm*® *Generic Interrupt Controller Architecture Specification.*
**B4.30 ICC_CTLR_EL3, Interrupt Controller Control Register, EL3**

ICC_CTLR_EL3 controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

**Bit field descriptions**

ICC_CTLR_EL3 is a 32-bit register and is part of:

- The GIC system registers functional group.
- The Security registers functional group.
- The GIC control registers functional group.

---

RES0, [31:18]  
RES0 Reserved.

nDS, [17]  
Disable Security not supported. Read-only and writes are ignored. The value is:

- 1 The CPU interface logic does not support disabling of security, and requires that security is not disabled.

RES0, [16]  
RES0 Reserved.

A3V, [15]  
Affinity 3 Valid. This bit is RAO/WI.

SEIS, [14]  
SEI Support. The value is:

- 0 The CPU interface logic does not support generation of SEIs.

IDbits, [13:11]  
Identifier bits. The value is:

- 0x0 The number of physical interrupt identifier bits supported is 16 bits.

This field is an alias of ICC_CTLR_EL3.IDbits.
PRIbits, [10:8]

Priority bits. The value is:

0x4  The core supports 32 levels of physical priority with 5 priority bits.

Accesses to ICC_AP0R{1—3} and ICC_AP1R{1—3} are **undefined**.

RES0, [7]

Reserved, RES0.

PMHE, [6]

Priority Mask Hint Enable. The possible values are:

0  Disables use of ICC_PMR as a hint for interrupt distribution.

1  Enables use of ICC_PMR as a hint for interrupt distribution.

RM, [5]

Routing Modifier. This bit is RAZ/WI.

EOImode_EL1NS, [4]

EOI mode for interrupts handled at Non-secure EL1 and EL2.

Controls whether a write to an End of Interrupt register also deactivates the interrupt.

EOImode_EL1S, [3]

EOI mode for interrupts handled at Secure EL1.

Controls whether a write to an End of Interrupt register also deactivates the interrupt.

EOImode_EL3, [2]

EOI mode for interrupts handled at EL3.

Controls whether a write to an End of Interrupt register also deactivates the interrupt.

CBPR_EL1NS, [1]

Common Binary Point Register, EL1 Non-secure.

Control whether the same register is used for interrupt preemption of both Group 0 and Group 1 Non-secure interrupts at EL1 and EL2.

CBPR_EL1S, [0]

Common Binary Point Register, EL1 Secure.

Control whether the same register is used for interrupt preemption of both Group 0 and Group 1 Secure interrupt at EL1.

Configurations

AArch64 System register ICC_CTLR_EL3 can be mapped to AArch32 System register ICC_MCTLR.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
B4.31 ICC_SRE_EL1, Interrupt Controller System Register Enable Register, EL1

ICC_SRE_EL1 controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL0 and EL1.

**Bit field descriptions**
ICC_SRE_EL1 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The GIC control registers functional group.

**RES0, [31:3]**

RES0 Reserved.

**DIB, [2]**

Disable IRQ bypass. The possible values are:
- 0x0 IRQ bypass enabled.
- 0x1 IRQ bypass disabled.

This bit is an alias of ICC_SRE_EL3.DIB

**DFB, [1]**

Disable FIQ bypass. The possible values are:
- 0x0 FIQ bypass enabled.
- 0x1 FIQ bypass disabled.

This bit is an alias of ICC_SRE_EL3.DFB

**SRE, [0]**

System Register Enable. The value is:
- 0x1 The System register interface for the current Security state is enabled.

This bit is RAO/WI. The core only supports a system register interface to the GIC CPU interface.

**Configurations**

AArch64 System register ICC_SRE_EL1 (S) is architecturally mapped to AArch32 System register ICC_SRE (S).

AArch64 System register ICC_SRE_EL1 (NS) is architecturally mapped to AArch32 System register ICC_SRE (NS).
Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4.32 ICC_SRE_EL2, Interrupt Controller System Register Enable register, EL2

ICC_SRE_EL2 controls whether the system register interface or the memory-mapped interface to the GIC CPU interface is used for EL2.

**Bit field descriptions**

ICC_SRE_EL2 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC control registers functional group.

![Figure B4-19 ICC_SRE_EL2 bit assignments](image)

RES0, [31:4]

| RES0 | Reserved. |

Enable, [3]

Enables lower Exception level access to ICC_SRE_EL1. The value is:

| 0x1 | Non-secure EL1 accesses to ICC_SRE_EL1 do not trap to EL2. |

This bit is RAO/WI.

DIB, [2]

Disable IRQ bypass. The possible values are:

| 0x0 | IRQ bypass enabled. |
| 0x1 | IRQ bypass disabled. |

This bit is an alias of ICC_SRE_EL3.DIB

DFB, [1]

Disable FIQ bypass. The possible values are:

| 0x0 | FIQ bypass enabled. |
| 0x1 | FIQ bypass disabled. |

This bit is an alias of ICC_SRE_EL3.DFB

SRE, [0]

System Register Enable. The value is:

| 0x1 | The System register interface for the current Security state is enabled. |
This bit is RAO/WI. The core only supports a system register interface to the GIC CPU interface.

Configurations

AArch64 System register ICC_SRE_EL2 is architecturally mapped to AArch32 System register ICC_HSRE.

If EL2 is not implemented, this register is RES0 from EL3.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4.33 ICC_SRE_EL3, Interrupt Controller System Register Enable register, EL3

ICC_SRE_EL3 controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL3.

**Bit field descriptions**

ICC_SRE_EL3 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Security registers functional group.
- The GIC control registers functional group.

![Figure B4-20 ICC_SRE_EL3 bit assignments](image)

**RES0**, [31:4]

RES0 Reserved.

**Enable**, [3]

Enables lower Exception level access to ICC_SRE_EL1 and ICC_SRE_EL2. The value is:

1  
- Secure EL1 accesses to Secure ICC_SRE_EL1 do not trap to EL3.
- EL2 accesses to Non-secure ICC_SRE_EL1 and ICC_SRE_EL2 do not trap to EL3.
- Non-secure EL1 accesses to ICC_SRE_EL1 do not trap to EL3.

This bit is RAO/WI.

**DIB**, [2]

Disable IRQ bypass. The possible values are:

0  IRQ bypass enabled.
1  IRQ bypass disabled.

**DFB**, [1]

Disable FIQ bypass. The possible values are:

0  FIQ bypass enabled.
1  FIQ bypass disabled.

**SRE**, [0]

System Register Enable. The value is:

1  The System register interface for the current Security state is enabled.
This bit is RAO/WI. The core only supports a system register interface to the GIC CPU interface.

**Configurations**

AArch64 System register ICC_SRE_EL3 can be mapped to AArch32 System register ICC_MSRE.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification.*
B4.34 AArch64 virtual GIC CPU interface register summary

The following table describes the AArch64 virtual GIC CPU interface system registers that have implementation defined bits.

See the Arm® Generic Interrupt Controller Architecture Specification for more information and a complete list of AArch64 virtual GIC CPU interface system registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>Op0</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICV_AP0R0_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>4</td>
<td>RW</td>
<td>B4.35 ICV_AP0R0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Register 0, EL1 on page B4-536</td>
</tr>
<tr>
<td>ICV_AP1R0_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>9</td>
<td>0</td>
<td>RW</td>
<td>B4.36 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Register 0, EL1 on page B4-537</td>
</tr>
<tr>
<td>ICV_BRP0_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>3</td>
<td>RW</td>
<td>B4.37 ICV_BRP0_EL1, Interrupt Controller Virtual Binary Point Register 0, EL1 on page B4-538</td>
</tr>
<tr>
<td>ICV_BPR1_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>3</td>
<td>RW</td>
<td>B4.38 ICV_BPR1_EL1, Interrupt Controller Virtual Binary Point Register 1, EL1 on page B4-539</td>
</tr>
<tr>
<td>ICV_CTLR_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>12</td>
<td>4</td>
<td>RW</td>
<td>B4.39 ICV_CTLR_EL1, Interrupt Controller Virtual Control Register, EL1 on page B4-540</td>
</tr>
</tbody>
</table>
**B4.35 ICV_AP0R0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Register 0, EL1**

The ICV_AP0R0_EL1 register provides information about virtual Group 0 active priorities.

**Bit descriptions**

This register is a 32-bit register and is part of the virtual GIC system registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- **0x00000000** No interrupt active. This is the reset value.
- **0x00000001** Interrupt active for priority 0x0.
- **0x00000002** Interrupt active for priority 0x8.
- ...
- **0x80000000** Interrupt active for priority 0xF8.

**Configurations**

AArch64 System register ICV_AP0R0_EL1 is architecturally mapped to AArch32 System register ICV_AP0R0.

Details that are not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
B4.36 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Register 0, EL1

The ICV_AP1R0_EL1 register provides information about virtual Group 1 active priorities.

**Bit descriptions**

This register is a 32-bit register and is part of the virtual GIC system registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- 0x00000000 No interrupt active. This is the reset value.
- 0x00000001 Interrupt active for priority 0x0.
- 0x00000002 Interrupt active for priority 0x8.
- ...
- 0x80000000 Interrupt active for priority 0xF8.

**Configurations**

AArch64 System register ICV_AP1R0_EL1 is architecturally mapped to AArch32 System register ICV_AP1R0.

Details that are not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
ICV_BPR0_EL1, Interrupt Controller Virtual Binary Point Register 0, EL1

ICV_BPR0_EL1 defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines virtual Group 0 interrupt preemption.

Bit field descriptions

ICV_BPR0_EL1 is a 32-bit register and is part of the virtual GIC system registers functional group.

RES0, [31:3]
Reserved, RES0.

BinaryPoint, [2:0]
The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. The minimum value that is implemented is:

0x2

Configurations

AArch64 System register ICV_BPR0_EL1 is architecturally mapped to AArch32 System register ICV_BPR0.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
**B4.38 ICV_BPR1_EL1, Interrupt Controller Virtual Binary Point Register 1, EL1**

ICV_BPR1_EL1 defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines virtual Group 1 interrupt preemption.

**Bit field descriptions**

ICV_BPR1_EL1 is a 32-bit register and is part of the virtual GIC system registers functional group.

![Figure B4-22 ICV_BPR1_EL1 bit assignments](image)

RES0, [31:3]

RES0 Reserved.

BinaryPoint, [2:0]

The value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.

The minimum value that is implemented of ICV_BPR1_EL1 Secure register is 0x2.

The minimum value that is implemented of ICV_BPR1_EL1 Non-secure register is 0x3.

**Configurations**

AArch64 System register ICV_BPR1_EL1 is architecturally mapped to AArch32 System register ICV_BPR1.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
ICV_CTLR_EL1, Interrupt Controller Virtual Control Register, EL1

ICV_CTLR_EL1 controls aspects of the behavior of the GIC virtual CPU interface and provides information about the features implemented.

**Bit field descriptions**

ICV_CTLR_EL1 is a 32-bit register and is part of the virtual GIC system registers functional group.

![Figure B4-23 ICV_CTLR_EL1 bit assignments](image)

- **RES0**, [31:16]
  - **RES0** Reserved.

- **A3V**, [15]
  - Affinity 3 Valid. The value is:
    - 0x1 The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.

- **SEIS**, [14]
  - SEI Support. The value is:
    - 0x0 The virtual CPU interface logic does not support local generation of SEIs.

- **IDbits**, [13:11]
  - Identifier bits. The value is:
    - 0x0 The number of physical interrupt identifier bits supported is 16 bits.

- **PRIbits**, [10:8]
  - Priority bits. The value is:
    - 0x4 Support 32 levels of physical priority (5 priority bits).

- **RES0**, [7:2]
  - **RES0** Reserved.

- **VEOImode**, [1]
  - Virtual EOI mode. The possible values are:
    - 0x0 ICV_EOIR0_EL1 and ICV_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICV_DIR_EL1 are UNPREDICTABLE.
ICV_EOIR0_EL1 and ICV_EOIR1_EL1 provide priority drop functionality only. ICV_DIR provides interrupt deactivation functionality.

**VCBPR, [0]**

Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both virtual Group 0 and virtual Group 1 interrupts. The possible values are:

- **0**: ICV_BPR0_EL1 determines the preemption group for virtual Group 0 interrupts only.
  - ICV_BPR1_EL1 determines the preemption group for virtual Group 1 interrupts.
- **1**: ICV_BPR0_EL1 determines the preemption group for both virtual Group 0 and virtual Group 1 interrupts.
  - Reads of ICV_BPR1_EL1 return ICV_BPR0_EL1 plus one, saturated to 111. Writes to ICV_BPR1_EL1 are IGNORED.

**Configurations**

AArch64 System register ICV_CTLR_EL1 is architecturally mapped to AArch32 System register ICV_CTLR.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm*® *Generic Interrupt Controller Architecture Specification.*
# B4.40 AArch64 virtual interface control system register summary

The following table lists the AArch64 virtual interface control system registers that have implementation defined bits.

See the *Arm® Generic Interrupt Controller Architecture Specification* for more information and a complete list of AArch64 virtual interface control system registers.

<table>
<thead>
<tr>
<th>Name</th>
<th>Op0</th>
<th>Op1</th>
<th>CRn</th>
<th>CRm</th>
<th>Op2</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICH_AP0R0_EL1</td>
<td>3</td>
<td>0</td>
<td>12</td>
<td>8</td>
<td>4</td>
<td>RW</td>
<td><strong>B4.41 ICH_AP0R0_EL2, Interrupt Controller Hyp Active Priorities</strong> Group 0 Register 0, EL2 on page B4-543</td>
</tr>
<tr>
<td>ICH_AP1R0_EL1</td>
<td>3</td>
<td>0</td>
<td>19</td>
<td>9</td>
<td>0</td>
<td>RW</td>
<td><strong>B4.42 ICH_AP1R0_EL2, Interrupt Controller Hyp Active Priorities</strong> Group 1 Register 0, EL2 on page B4-544</td>
</tr>
<tr>
<td>ICH_HCR_EL2</td>
<td>3</td>
<td>4</td>
<td>12</td>
<td>11</td>
<td>0</td>
<td>RW</td>
<td><strong>B4.43 ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2</strong> on page B4-545</td>
</tr>
<tr>
<td>ICH_VTR_EL2</td>
<td>3</td>
<td>4</td>
<td>12</td>
<td>11</td>
<td>1</td>
<td>RO</td>
<td><strong>B4.44 ICH_VMCR_EL2, Interrupt Controller Virtual Machine Control Register, EL2</strong> on page B4-548</td>
</tr>
<tr>
<td>ICH_VMCR_EL2</td>
<td>3</td>
<td>4</td>
<td>12</td>
<td>11</td>
<td>7</td>
<td>RW</td>
<td><strong>B4.45 ICH_VTR_EL2, Interrupt Controller VGIC Type Register, EL2</strong> on page B4-550</td>
</tr>
</tbody>
</table>
B4.41 ICH_AP0R0_EL2, Interrupt Controller Hyp Active Priorities Group 0 Register 0, EL2

The ICH_AP0R0_EL2 provides information about Group 0 active priorities for EL2.

**Bit field descriptions**

This register is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- 0x00000000  No interrupt active. This is the reset value.
- 0x00000001  Interrupt active for priority 0x0.
- 0x00000002  Interrupt active for priority 0x8.
- ...
- 0x80000000  Interrupt active for priority 0xF8.

**Configurations**

AArch64 System register ICH_AP0R0_EL2 is architecturally mapped to AArch32 System register ICH_AP0R0.

If EL2 is not implemented, this register is RES0 from EL3.

Details that are not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
The ICH_AP1R0_EL2 provides information about Group 1 active priorities for EL2.

**Bit field descriptions**
This register is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

The core implements 5 bits of priority with 32 priority levels, corresponding to the 32 bits [31:0] of the register. The possible values for each bit are:

- 0x00000000 No interrupt active. This is the reset value.
- 0x00000001 Interrupt active for priority 0x0.
- 0x00000002 Interrupt active for priority 0x8.
- ...
- 0x80000000 Interrupt active for priority 0xF8.

**Configurations**
AArch64 System register ICH_AP1R0_EL2 is architecturally mapped to AArch32 System register ICH_AP1R0.

If EL2 is not implemented, this register is RES0 from EL3.

Details that are not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2

ICH_HCR_EL2 controls the environment for VMs.

**Bit field descriptions**
ICH_HCR_EL2 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

**EOIcount, [31:27]**
Number of outstanding deactivates.

**RES0, [26:15]**
RES0: Reserved.

**TDIR, [14]**
Trap Non-secure EL1 writes to ICC_DIR_EL1 and ICV_DIR_EL1. The possible values are:
- 0x0: Non-secure EL1 writes of ICC_DIR_EL1 and ICV_DIR_EL1 are not trapped to EL2, unless trapped by other mechanisms.
- 0x1: Non-secure EL1 writes of ICC_DIR_EL1 and ICV_DIR_EL1 are trapped to EL2.

**TSEI, [13]**
Trap all locally generated SEIs. The value is:
- 0: Locally generated SEIs do not cause a trap to EL2.

**TALL1, [12]**
Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 1 interrupts to EL2. The possible values are:
- 0x0: Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts proceed as normal.
- 0x1: Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts trap to EL2.

**TALL0, [11]**
Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 0 interrupts to EL2. The possible values are:
Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts proceed as normal.

Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts trap to EL2.

TC, [10]
Trap all Non-secure EL1 accesses to System registers that are common to Group 0 and Group 1 to EL2. The possible values are:

0x0 Non-secure EL1 accesses to common registers proceed as normal.
0x1 Non-secure EL1 accesses to common registers trap to EL2.

RES0, [9:8]
RES0 Reserved.

VGrp1DIE, [7]
VM Group 1 Disabled Interrupt Enable. The possible values are:
0 Maintenance interrupt disabled.
1 Maintenance interrupt signaled when ICH_VMCR_EL2.VENG1 is 0.

VGrp1EIE, [6]
VM Group 1 Enabled Interrupt Enable. The possible values are:
0 Maintenance interrupt disabled.
1 Maintenance interrupt signaled when ICH_VMCR_EL2.VENG1 is 1.

VGrp0DIE, [5]
VM Group 0 Disabled Interrupt Enable. The possible values are:
0 Maintenance interrupt disabled.
1 Maintenance interrupt signaled when ICH_VMCR_EL2.VENG0 is 0.

VGrp0EIE, [4]
VM Group 0 Enabled Interrupt Enable. The possible values are:
0 Maintenance interrupt disabled.
1 Maintenance interrupt signaled when ICH_VMCR_EL2.VENG0 is 1.

NPIE, [3]
No Pending Interrupt Enable. The possible values are:
0 Maintenance interrupt disabled.
1 Maintenance interrupt signaled while the List registers contain no interrupts in the pending state.

LRENPIE, [2]
List Register Entry Not Present Interrupt Enable. The possible values are:
0 Maintenance interrupt disabled.
1 Maintenance interrupt is asserted while the EOICount field is not 0.
UIE, [1]
Underflow Interrupt Enable. The possible values are:

0  Maintenance interrupt disabled.
1  Maintenance interrupt is asserted if none, or only one, of the List register entries is marked as a valid interrupt.

En, [0]
Enable. The possible values are:

0  Virtual CPU interface operation disabled.
1  Virtual CPU interface operation enabled.

Configurations
AArch64 System register ICH_HCR_EL2 is architecturally mapped to AArch32 System register ICH_HCR.

If EL2 is not implemented, this register is RES0 from EL3.

Bit fields and details that are not provided in this description are architecturally defined. See the *Arm® Generic Interrupt Controller Architecture Specification*. 
ICH_VMCR_EL2, Interrupt Controller Virtual Machine Control Register, EL2

ICH_VMCR_EL2 enables the hypervisor to save and restore the virtual machine view of the GIC state.

Bit field descriptions
ICH_VMCR_EL2 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VBPR0 [23:21]</td>
<td>Virtual Binary Point Register, Group 0. The minimum value is:</td>
</tr>
<tr>
<td>VBPR1 [20:18]</td>
<td>Virtual Binary Point Register, Group 1. The minimum value is:</td>
</tr>
<tr>
<td>RES0 [17:10]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>VEOIM [9]</td>
<td>Virtual EOI mode. The possible values are:</td>
</tr>
<tr>
<td>RES0 [8:5]</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

VPMR, [31:24]
Virtual Priority Mask.
This field is an alias of ICV_PMR_EL1.Priority.

VBPR0, [23:21]
Virtual Binary Point Register, Group 0. The minimum value is:
0x2 This field is an alias of ICV_BPR0_EL1.BinaryPoint.

VBPR1, [20:18]
Virtual Binary Point Register, Group 1. The minimum value is:
0x3 This field is an alias of ICV_BPR1_EL1.BinaryPoint.

RES0, [17:10]
RES0 Reserved.

VEOIM, [9]
Virtual EOI mode. The possible values are:
0x0 ICV_EOIR0_EL1 and ICV_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICV_DIR_EL1 are UNPREDICTABLE.
0x1 ICV_EOIR0_EL1 and ICV_EOIR1_EL1 provide priority drop functionality only. ICV_DIR_EL1 provides interrupt deactivation functionality.

This bit is an alias of ICV_CTLR_EL1.EOImode.

RES0, [8:5]
RES0 Reserved.

VCBPR, [4]
Virtual Common Binary Point Register. The possible values are:

0x0  ICV_BPR0_EL1 determines the preemption group for virtual Group 0 interrupts only.

ICV_BPR1_EL1 determines the preemption group for virtual Group 1 interrupts.

0x1  ICV_BPR0_EL1 determines the preemption group for both virtual Group 0 and virtual Group 1 interrupts.

Reads of ICV_BPR1_EL1 return ICV_BPR0_EL1 plus one, saturated to 111. Writes to ICV_BPR1_EL1 are ignored.

VFIQEn, [3]

Virtual FIQ enable. The value is:

0x1  Group 0 virtual interrupts are presented as virtual FIQs.

RES0, [2]

RES0  Reserved.

VENG1, [1]

Virtual Group 1 interrupt enable. The possible values are:

0x0  Virtual Group 1 interrupts are disabled.

0x1  Virtual Group 1 interrupts are enabled.

VENG0, [0]

Virtual Group 0 interrupt enable. The possible values are:

0x0  Virtual Group 0 interrupts are disabled.

0x1  Virtual Group 0 interrupts are enabled.

Configurations

AArch64 System register ICH_VMCR_EL2 is architecturally mapped to AArch32 System register ICH_VMCR.

If EL2 is not implemented, this register is RES0 from EL3.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
**B4.45 ICH_VTR_EL2, Interrupt Controller VGIC Type Register, EL2**

ICH_VTR_EL2 reports supported GIC virtualization features.

**Bit field descriptions**

ICH_VTR_EL2 is a 32-bit register and is part of:
- The GIC system registers functional group.
- The Virtualization registers functional group.
- The GIC host interface control registers functional group.

![ICH_VTR_EL2 bit assignments](image)

- **PRibits, [31:29]**
  - Priority bits. The number of virtual priority bits implemented, minus one.
  - $0x4$ Priority implemented is 5-bit.

- **PREbits, [28:26]**
  - The number of virtual preemption bits implemented, minus one. The value is:
  - $0x4$ Virtual preemption implemented is 5-bit.

- **IDbits, [25:23]**
  - The number of virtual interrupt identifier bits supported. The value is:
  - $0x0$ Virtual interrupt identifier bits that are implemented is 16-bit.

- **SEIS, [22]**
  - SEI Support. The value is:
  - $0x0$ The virtual CPU interface logic does not support generation of SEIs.

- **A3V, [21]**
  - Affinity 3 Valid. The value is:
  - $0x1$ The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.

- **nV4, [20]**
  - Direct injection of virtual interrupts not supported. The value is:
  - $0x0$ The CPU interface logic supports direct injection of virtual interrupts.

- **TDS, [19]**
Separate trapping of Non-secure EL1 writes to ICV_DIR_EL1 supported. The value is:

0x1 Implementation supports ICH_HCR_EL2.TDIR.

RES0, [18:5]

RES0 Reserved.

ListRegs, [4:0]

0x3 The number of implemented List registers, minus one.

The core implements 4 list registers. Accesses to ICH_LR_EL2[x] (x>3) in AArch64 or ICH_LR[x]/ICH_LRC[x] (x>3) are UNDEFINED.

Configurations

AArch64 System register ICH_VTR_EL2 is architecturally mapped to AArch32 System register ICH_VTR.

If EL2 is not implemented, all bits in this register are RES0 from EL3, except for nV4, which is RES1 from EL3.

Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Generic Interrupt Controller Architecture Specification.
B4 GIC registers

B4.45 ICH_VTR_EL2, Interrupt Controller VGIC Type Register, EL2
Part C
Debug descriptions
Chapter C1
Debug

This chapter describes the debug features of the core.

It contains the following sections:

- C1.1 About debug methods on page C1-556.
- C1.2 Debug functional description on page C1-557.
- C1.3 Debug register interfaces on page C1-559.
- C1.4 Debug events on page C1-561.
- C1.5 External debug interface on page C1-562.
C1.1 About debug methods

The core is part of a debug system and supports both self-hosted and external debug.

The following figure shows a typical external debug system.

![External debug system diagram](image)

**Debug host**
A computer, for example a personal computer, that is running a software debugger such as the DS-5 Debugger. With the debug host, you can issue high-level commands, such as setting a breakpoint at a certain location or examining the contents of a memory address.

**Protocol converter**
The debug host sends messages to the debug target using an interface such as Ethernet. However, the debug target typically implements a different interface protocol. A device such as DSTREAM is required to convert between the two protocols.

**Debug target**
The lowest level of the system implements system support for the protocol converter to access the debug unit using the Advanced Peripheral Bus (APB) slave interface. An example of a debug target is a development system with a test chip or a silicon part with a core.

**Debug unit**
Helps debugging software that is running on the core:
- Hardware systems that are based on the core.
- Operating systems.
- Application software.

With the debug unit, you can:
- Stop program execution.
- Examine and alter process and coprocessor state.
- Examine and alter memory and the state of the input or output peripherals.
- Restart the core.

For self-hosted debug, the debug target runs additional debug monitor software that runs on the Cortex-A55 core itself. This way, it does not require expensive interface hardware to connect a second host computer.
C1.2 Debug functional description

This section describes the trace, debug, and test features supported by Cortex-A55. It includes Armv8-A Debug, CoreSight Debug, and cache Debug.

**Arm®v8-A debug architecture support**

The Cortex-A55 core supports the Armv8-A debug architecture.

The core allows access to the internal debug functionality and registers either through a memory-mapped area on the external AMBA APBv3 slave port, or by using CP14 system coprocessor operations from software running on the core.

The core implements six hardware breakpoints, four watchpoints, and a **Debug Communications Channel** (DCC). Four of the breakpoints match only against virtual address, the other two breakpoints match against either virtual address or context ID. All watchpoints can be linked to either of the virtual address or context-ID matching breakpoints to allow a memory request to be trapped in a given process context.

<table>
<thead>
<tr>
<th>Note</th>
</tr>
</thead>
</table>

**Armv7 debug map support**

For backwards compatibility, and to reduce the address space required for the debug map, a 4k page-based memory map is also supported.

<table>
<thead>
<tr>
<th>Note</th>
</tr>
</thead>
</table>

**CoreSight debug**

The Cortex-A55 core integrates several CoreSight debug related components to aid system debug in conjunction with CoreSight SoC.

These components include:

- Per-core **Embedded Trace Macrocell** (ETM).
- Per-core **Cross Trigger Interface** (CTI).
- **Cross Trigger Matrix** (CTM).
- Debug-over-power-down support.

The following figure shows the Cortex-A55 CoreSight debug components.

<table>
<thead>
<tr>
<th>Note</th>
</tr>
</thead>
</table>

The DAP connection is shown for completeness.
The debug components are split into two groups. Some components are in the cluster itself and the rest are in a separate block named the DebugBlock. It allows you to put the DebugBlock in a separate power domain and place it physically with other CoreSight logic in the SoC, rather than close to the cluster.

The connection between the cluster and the DebugBlock consists of a pair of APB interfaces, one in each direction. All debug traffic, except the authentication interface, takes place over this interface as read or write APB transactions. It includes register reads, writes, and CTI triggers.

All debug components are controlled through the primary Debug APB interface on the DebugBlock, and form a standard CoreSight interface. Requests on this bus are decoded by the APB decoder before being sent to the appropriate component in the DebugBlock or in the cluster. The per-core CTIs are connected to a CoreSight CTM.

Each core contains an ETM, PMU, and debug component that are accessed using the debug APB bus. This block conforms to the Armv8-A Debug Architecture Specification.

The core supports debug-over-power-down using modules contained in the DebugBlock that mirror key core information such as core ID. These allow the JTAG scan chain connection to be maintained while the core is powered down.

The ETM in each core outputs trace on a 32-bit AMBA 4 ATBv1.1 interface. There is one interface per core.
C1.3 Debug register interfaces

The core implements the Armv8-A Debug architecture and debug events.

They are described in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The Debug architecture defines a set of debug registers. The debug register interfaces provide access to these registers from:
- Software running on the core.
- An external debugger.

C1.3.1 Core interfaces

System register access allows the core to directly access certain debug registers.

The external debug interface enables both external and self-hosted debug agents to access debug registers. Access to the debug registers is partitioned as follows:

- **Debug registers**
  This function is system register based and memory-mapped. You can access the debug register map using the APB slave port.

- **Performance monitor**
  This function is system register based and memory-mapped. You can access the performance monitor registers using the APB slave port.

- **Trace registers**
  This function is memory-mapped.

Related reference

C1.5 External debug interface on page C1-562

C1.3.2 Effects of resets on debug registers

The core has the following reset signals that affect the debug registers:

- **nCPUPORESET**
  This signal initializes the core logic, including the debug, ETM trace unit, breakpoint, watchpoint logic, and performance monitors logic. This maps to a Cold reset that covers reset of the core logic and the integrated debug functionality.

- **nCORERESET**
  This signal resets some of the debug and performance monitor logic. This maps to a Warm reset that covers reset of the core logic.

- **nPRESETDBG**
  This signal initializes the shared debug APB, CTI, and CTM logic. This maps to an External Debug reset that covers the resetting of the external debug interface and has no impact on the core functionality.

C1.3.3 External access permissions to debug registers

External access permission to the debug registers is subject to the conditions at the time of the access.

The following table describes the core response to accesses through the external debug interface.
### Table C1-1 External access conditions to registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Condition</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Off</td>
<td>EDPRSR.PU is 0</td>
<td>Core power domain is completely off, or in a low-power state where the core power domain registers cannot be accessed. If debug power is off, then all external debug and memory-mapped register accesses return an error.</td>
</tr>
<tr>
<td>DLK</td>
<td>DoubleLockStatus() == TRUE (EDPRSR.DLK is 1)</td>
<td>OS Double Lock is locked.</td>
</tr>
<tr>
<td>OSLK</td>
<td>OSLSR_EL1.OSLK is 1</td>
<td>OS Lock is locked.</td>
</tr>
<tr>
<td>EDAD</td>
<td>AllowExternalDebugAccess() == FALSE</td>
<td>External debug access is disabled. When an error is returned because of an EDAD condition code, and this is the highest priority error condition, EDPRSR.SDAD is set to 1. Otherwise SDAD is unchanged.</td>
</tr>
<tr>
<td>Default</td>
<td>-</td>
<td>None of the conditions apply, normal access.</td>
</tr>
</tbody>
</table>

The following table shows an example of external register access condition codes for access to a performance monitor register. To determine the access permission for the register, scan the columns from left to right. Stop at the first column a condition is true, the entry gives the access permission of the register and scanning stops.

### Table C1-2 External register condition code example

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EDAD</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
</tbody>
</table>
C1.4 Debug events

A debug event can be a software debug event or a halting debug event.

A core responds to a debug event in one of the following ways:

• Ignores the debug event.
• Takes a debug exception.
• Enters debug state.

See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more information about the debug events.

C1.4.1 Watchpoint debug events

In the Cortex-A55 core, watchpoint debug events are always synchronous.

Memory hint instructions and cache clean operations, except DC ZVA, DC IVAC, and DCIMVAC, do not generate watchpoint debug events. Store exclusive instructions generate a watchpoint debug event even when the check for the control of exclusive monitor fails. Atomic CAS instructions generate a watchpoint debug event even when the compare operation fails.

For watchpoint debug events, except those resulting from cache maintenance operations, the value reported in DFAR is guaranteed to be no lower than the address of the watchpoint location rounded down to a multiple of 16 bytes.

C1.4.2 Debug OS Lock

Debug OS Lock is set by the powerup reset, nCPUPORESET.

For normal behavior of debug events and debug register accesses, Debug OS Lock must be cleared. For more information, see the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

Related reference

*C1.5 External debug interface on page C1-562*
*A3.1 About clocks, resets, and input synchronization on page A3-42*
C1.5 External debug interface

For information about external debug interface, including debug memory map and debug signals, see the Arm® DynamIQ™ Shared Unit Technical Reference Manual.
Chapter C2
PMU

This chapter describes the Performance Monitor Unit (PMU).

It contains the following sections:

- C2.1 About the PMU on page C2-564.
- C2.2 PMU functional description on page C2-565.
- C2.3 External register access permissions to the PMU registers on page C2-566.
- C2.4 PMU events on page C2-567.
- C2.5 PMU interrupts on page C2-583.
- C2.6 Exporting PMU events on page C2-584.
C2.1 About the PMU

The Cortex-A55 core includes performance monitors that enable you to gather various statistics on the operation of the core and its memory system during runtime. These provide useful information about the behavior of the core that you can use when debugging or profiling code.

The PMU provides six counters. Each counter can count any of the events available in the core. The absolute counts recorded might vary because of pipeline effects. This has negligible effect except in cases where the counters are enabled for a very short time.
C2.2 PMU functional description

This section describes the functionality of the PMU.

The PMU includes the following interfaces and counters:

**Event interface**
Events from all other units from across the design are provided to the PMU.

**System register and APB interface**
You can program the PMU registers using the system registers or the external APB interface.

**Counters**
The PMU has 32-bit counters that increment when they are enabled, based on events, and a 64-bit cycle counter.

**PMU register interfaces**
The Cortex-A55 core supports access to the performance monitor registers from the internal system register interface and a memory-mapped interface.
C2.3 External register access permissions to the PMU registers

External access permission to the PMU registers is subject to the conditions at the time of the access. The following table describes the core response to accesses through the external debug and memory-mapped interfaces.

Table C2-1  External register conditions

<table>
<thead>
<tr>
<th>Name</th>
<th>Condition</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Off</td>
<td>EDPRSR.PU is 0</td>
<td>Core power domain is completely off, or in a low-power state where the core power domain registers cannot be accessed.</td>
</tr>
<tr>
<td>DLK</td>
<td>EDPRSR.DLK is 1</td>
<td>OS Double Lock is locked.</td>
</tr>
<tr>
<td>OSLK</td>
<td>OSLSR_EL1.OSLK is 1</td>
<td>OS Lock is locked.</td>
</tr>
<tr>
<td>EPMAD</td>
<td>AllowExternalPMUAccess() == FALSE</td>
<td>External performance monitors access is disabled. When an error is returned because of an EPMAD condition code, and this is the highest priority error condition, EDPRSR.SPMAD is set to 1. Otherwise SPMAD is unchanged.</td>
</tr>
<tr>
<td>Default</td>
<td>-</td>
<td>None of the conditions apply, normal access.</td>
</tr>
</tbody>
</table>

The following table shows an example of external register condition codes for access to a performance monitor register. To determine the access permission for the register, scan the columns from left to right. Stop at the first column whose condition is true, the entry gives the register access permission and scanning stops.

Table C2-2  External register condition code example

<table>
<thead>
<tr>
<th>Off</th>
<th>DLK</th>
<th>OSLK</th>
<th>EPMAD</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>RO</td>
</tr>
</tbody>
</table>
### C2.4 PMU events

The following table shows the events that are generated and the numbers that the PMU uses to reference the events. The table also shows the bit position of each event on the event bus. Event reference numbers that are not listed are reserved.

<table>
<thead>
<tr>
<th>Event number</th>
<th>PMU event bus (to trace)</th>
<th>Event mnemonic</th>
<th>Event name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>-</td>
<td>SW_INCR</td>
<td>Instruction architecturally executed, condition code check pass, software increment.</td>
</tr>
<tr>
<td>0x01</td>
<td>[0]</td>
<td>L1I_CACHE_REFILL</td>
<td>Level 1 instruction cache refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any instruction fetch which misses in the cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The following instructions are not counted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Cache maintenance instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Non-cacheable accesses.</td>
</tr>
<tr>
<td>0x02</td>
<td>[1]</td>
<td>L1I_TLB_REFILL</td>
<td>Level 1 instruction TLB refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any refill of the instruction L1 TLB from the L2 TLB.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This includes refills which result in a translation fault.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The following instructions are not counted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• TLB maintenance instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts regardless of whether the MMU is enabled.</td>
</tr>
<tr>
<td>0x03</td>
<td>[2]</td>
<td>L1D_CACHE_REFILL</td>
<td>Level 1 data cache refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any load or store operation or pagewalk access which</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>causes data to be read from outside the L1, including accesses which do</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>not allocate into L1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The following instructions are not counted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Cache maintenance instructions and prefetches.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Stores of an entire cache line, even if they make a coherency request</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>outside the L1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Partial cache line writes which do not allocate into the L1 cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Non-cacheable accesses.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts the sum of L1D_CACHE_REFILL_RD and</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>L1D_CACHE_REFILL_WR.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>----------------</td>
<td>------------</td>
</tr>
<tr>
<td>0x04</td>
<td>[3]</td>
<td>L1D_CACHE</td>
<td>Level 1 data cache access. This event counts any load or store operation or pagewalk access which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL event causes this event to count. The following instructions are not counted: • Cache maintenance instructions and prefetches. • Non-cacheable accesses. This event counts the sum of L1D_CACHE_RD and L1D_CACHE_WR.</td>
</tr>
<tr>
<td>0x05</td>
<td>[4]</td>
<td>L1D_TLB_REFILL</td>
<td>Level 1 data TLB refill. This event counts any refill of the data L1 TLB from the L2 TLB. This includes refills which result in a translation fault. The following instructions are not counted: • TLB maintenance instructions. This event counts regardless of whether the MMU is enabled.</td>
</tr>
<tr>
<td>0x06</td>
<td>[5]</td>
<td>LD RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, load. This event counts all load and prefetch instructions. This includes the Armv8.1-A atomic instructions, other than the ST* variants.</td>
</tr>
<tr>
<td>0x07</td>
<td>[6]</td>
<td>ST RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, store. This event counts all store instructions and DC ZVA. This includes all the Armv8.1-A atomic instructions. The following instructions are not counted: • Store-Exclusive instructions which fail.</td>
</tr>
<tr>
<td>0x08</td>
<td>[7]</td>
<td>INST RETIRED</td>
<td>Instruction architecturally executed. This event counts all retired instructions, including those that fail their condition check.</td>
</tr>
<tr>
<td>0x09</td>
<td>[8]</td>
<td>EXC TAKEN</td>
<td>Exception taken.</td>
</tr>
<tr>
<td>0x0A</td>
<td>[9]</td>
<td>EXC RETURN</td>
<td>Instruction architecturally executed, condition code check pass, exception return.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------------------</td>
<td>----------------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0x0B</td>
<td>[10]</td>
<td>CID_WRITE RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, write to CONTEXTIDR. This event only counts writes to CONTEXTIDR in AArch32, and via the CONTEXTIDR_EL1 mnemonic in AArch64. The following instructions are not counted: • Writes to CONTEXTIDR_EL12 and CONTEXTIDR_EL2.</td>
</tr>
<tr>
<td>0x0C</td>
<td>[11]</td>
<td>PC_WRITE RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, software change of the PC. This event counts all branches taken and popped from the branch monitor. This excludes exception entries, debug entries, and CCFAIL branches.</td>
</tr>
<tr>
<td>0x0D</td>
<td>[12]</td>
<td>BR_IMMED RETIRED</td>
<td>Instruction architecturally executed, immediate branch. This event counts all branches decoded as immediate branches, taken or not, and popped from the branch monitor. This excludes exception entries, debug entries, and CCFAIL branches.</td>
</tr>
<tr>
<td>0x0E</td>
<td>[13]</td>
<td>BR_RETURN RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, procedure return.</td>
</tr>
<tr>
<td>0x0F</td>
<td>[14]</td>
<td>UNALIGNED_LDST RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, unaligned load or store.</td>
</tr>
<tr>
<td>0x10</td>
<td>[15]</td>
<td>BR_MIS_PRED</td>
<td>Mispredicted or not predicted branch speculatively executed. This event counts any predictable branch instruction which is mispredicted either due to dynamic misprediction or because the MMU is off and the branches are statically predicted not taken.</td>
</tr>
<tr>
<td>0x11</td>
<td>-</td>
<td>CPU_CYCLES</td>
<td>Cycle.</td>
</tr>
<tr>
<td>0x12</td>
<td>[16]</td>
<td>BR_PRED</td>
<td>Predictable branch speculatively executed. This event counts all predictable branches.</td>
</tr>
<tr>
<td>0x13</td>
<td>[17]</td>
<td>MEM_ACCESS</td>
<td>Data memory access. This event counts memory accesses due to load or store instructions. The following instructions are not counted: • Instruction fetches. • Cache maintenance instructions. • Translation table walks or prefetches. This event counts the sum of MEM_ACCESS_RD and MEM_ACCESS_WR.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>----------------</td>
<td>------------</td>
</tr>
<tr>
<td>0x14</td>
<td>[18]</td>
<td>L1I_CACHE</td>
<td>Level 1 instruction cache access. This event counts any instruction fetch which accesses the L1 instruction cache. The following instructions are not counted: • Cache maintenance instructions. • Non-cacheable accesses.</td>
</tr>
<tr>
<td>0x15</td>
<td>[19]</td>
<td>L1D_CACHE_WB</td>
<td>Level 1 data cache Write-Back. This event counts any write back of data from the L1 data cache to L2 or L3. This counts both victim line evictions and snoops, including cache maintenance operations. The following instructions are not counted: • Invalidations which do not result in data being transferred out of the L1. • Full-line writes which write to L2 without writing L1, such as write-streaming mode.</td>
</tr>
<tr>
<td>0x16</td>
<td>[20]</td>
<td>L2D_CACHE</td>
<td>Level 2 data cache access. • If the core is configured with a per-core L2 cache: This event counts any transaction from L1 which looks up in the L2 cache, and any write-back from the L1 to the L2. Snoops from outside the core and cache maintenance operations are not counted. • If the core is not configured with a per-core L2 cache: This event counts the cluster cache event, as defined by L3D_CACHE. • If there is neither a per-core cache nor a cluster cache configured, then this event is not implemented.</td>
</tr>
<tr>
<td>0x17</td>
<td>[21]</td>
<td>L2D_CACHE_REFILL</td>
<td>Level 2 data cache refill. • If the core is configured with a per-core L2 cache: This event counts any cacheable transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. • If the core is not configured with a per-core L2 cache: This event counts the cluster cache event, as defined by L3D_CACHE_REFILL. • If there is neither a per-core cache nor a cluster cache configured, then this event is not implemented.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>----------------------</td>
<td>------------</td>
</tr>
<tr>
<td>0x18</td>
<td>[22]</td>
<td>L2D_CACHE_WB</td>
<td>Level 2 data cache Write-Back.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If the core is configured with a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any write back of data from the L2 cache to</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>outside the core. This includes snoops to the L2 which return data,</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>regardless of whether they cause an invalidation. Invalidations from</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>the L2 which do not write data outside of the core and snoops which</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>return data from the L1 are not counted.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If the core is not configured with a per-core L2 cache, this event is</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>not implemented.</td>
</tr>
<tr>
<td>0x19</td>
<td>[23]</td>
<td>BUS_ACCESS</td>
<td>Bus access.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts for every beat of data transferred over the data</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>channels between the core and the SCU. If both read and write data beats</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>are transferred on a given cycle, this event is counted twice on that cycle.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts the sum of BUS_ACCESS_RD and</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>BUS_ACCESS_WR.</td>
</tr>
<tr>
<td>0x1A</td>
<td>[24]</td>
<td>MEMORY_ERROR</td>
<td>Local memory error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any correctable or uncorrectable memory error (ECC</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>or parity) in the protected core RAMs.</td>
</tr>
<tr>
<td>0x1B</td>
<td>-</td>
<td>INT_SPEC</td>
<td>Operation speculatively executed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event duplicates INST_RETIRED.</td>
</tr>
<tr>
<td>0x1C</td>
<td>[25]</td>
<td>TTBR_WRITE_RETIRED</td>
<td>Instruction architecturally executed, condition code check pass, write to TTBR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event only counts writes to TTBR0/TTBR1 in AArch32 and TTBR0_EL1/TTBR1_EL1 in AArch64.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The following instructions are not counted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Accesses to TTBR0_EL12/TTBR1_EL12 or TTBR0_EL2/TTBR1_EL2.</td>
</tr>
<tr>
<td>0x1D</td>
<td>-</td>
<td>BUS_CYCLES</td>
<td>Bus cycles.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event duplicates CPU_CYCLES.</td>
</tr>
<tr>
<td>0x1E</td>
<td>-</td>
<td>CHAIN</td>
<td>Odd performance counter chain mode.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>----------------</td>
<td>------------</td>
</tr>
</tbody>
</table>
| 0x20         | [26]                     | L2D_CACHE_ALLOCATE | Level 2 data cache allocation without refill.  
|              |                          |                 | • If the core is configured with a per-core L2 cache:  
|              |                          |                 |   This event counts any full cache line write into the L2 cache which  
|              |                          |                 |   does not cause a linefill, including write-backs from L1 to L2 and  
|              |                          |                 |   full-line writes which do not allocate into L1.  
|              |                          |                 | • If the core is not configured with a per-core L2 cache:  
|              |                          |                 |   This event counts the cluster cache event, as defined by  
|              |                          |                 |   L3D_CACHE_ALLOCATE.  
|              |                          |                 | • If there is neither a per-core cache nor a cluster cache configured,  
|              |                          |                 |   this event is not implemented. |
| 0x21         | [27]                     | BR_RETIRED      | Instruction architecturally executed, branch.  
|              |                          |                 | This event counts all branches, taken or not, popped from the branch  
|              |                          |                 | monitor. This excludes exception entries, debug entries, and CCFAIL  
|              |                          |                 | branches. In the Cortex-A55 core, an ISB is a branch, and even micro  
|              |                          |                 | architectural ISBs are counted. |
| 0x22         | [28]                     | BR_MIS_PRED_RETIRED | Instruction architecturally executed, mispredicted branch.  
|              |                          |                 | This event counts any branch counted by BR_RETIRED which is not  
|              |                          |                 | correctly predicted and causes a pipeline flush. |
| 0x23         | [29]                     | STALL_FRONTEND  | No operation issued because of the frontend.  
|              |                          |                 | The counter counts on any cycle when no operations are issued due to  
|              |                          |                 | the instruction queue being empty. |
| 0x24         | [30]                     | STALL_BACKEND   | No operation issued because of the backend.  
|              |                          |                 | The counter counts on any cycle when no operations are issued due to a  
|              |                          |                 | pipeline stall. |
| 0x25         | [31]                     | L1D_TLB         | Level 1 data TLB access.  
|              |                          |                 | This event counts any load or store operation which accesses the data L1  
|              |                          |                 | TLB. If both a load and a store are executed on a cycle, this event counts  
|              |                          |                 | twice.  
|              |                          |                 | This event counts regardless of whether the MMU is enabled. |
| 0x26         | [32]                     | L1I_TLB         | Level 1 instruction TLB access.  
|              |                          |                 | This event counts any instruction fetch which accesses the instruction L1  
|              |                          |                 | TLB.  
<p>|              |                          |                 | This event counts regardless of whether the MMU is enabled. |</p>
<table>
<thead>
<tr>
<th>Event number</th>
<th>PMU event bus (to trace)</th>
<th>Event mnemonic</th>
<th>Event name</th>
</tr>
</thead>
</table>
| 0x29        | [33]                     | L3D_CACHE_ALLOCATE   | Attributable Level 3 unified cache allocation without refill.  
• If the core is configured with a per-core L2 cache and the cluster is configured with an L3 cache:  
  This event counts any full cache line write into the L3 cache which does not cause a linefill, including write-backs from L2 to L3 and full-line writes which do not allocate into L2.  
• If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented. |
| 0x2A        | [34]                     | L3D_CACHE_REFILL     | Attributable Level 3 unified cache refill.  
• If the core is configured with a per-core L2 cache and the cluster is configured with an L3 cache:  
  This event counts for any cacheable read transaction returning data from the SCU for which the data source was outside the cluster.  
  Transactions such as ReadUnique are counted here as “read” transactions, even though they can be generated by store instructions.  
• If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented. |
| 0x2B        | [35]                     | L3D_CACHE            | Attributable Level 3 unified cache access.  
• If the core is configured with a per-core L2 cache and the cluster is configured with an L3 cache:  
  This event counts for any cacheable read transaction returning data from the SCU, or for any cacheable write to the SCU.  
• If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented. |
| 0x2D        | [36]                     | L2D_TLB_REFILL       | Attributable Level 2 unified TLB refill.  
This event counts on any refill of the L2 TLB, caused by either an instruction or data access.  
This event does not count if the MMU is disabled. |
| 0x2F        | [37]                     | L2D_TLB              | Attributable Level 2 unified TLB access.  
This event counts on any access to the L2 TLB (caused by a refill of any of the L1 TLBs).  
This event does not count if the MMU is disabled. |
| 0x34        | [39]                     | DTLB_WALK            | Access to data TLB that caused a page table walk.  
This event counts on any data access which causes L2D_TLB_REFILL to count. |
| 0x35        | [40]                     | ITLB_WALK            | Access to instruction TLB that caused a page table walk.  
This event counts on any instruction access which causes L2D_TLB_REFILL to count. |
<table>
<thead>
<tr>
<th>Event number</th>
<th>PMU event bus (to trace)</th>
<th>Event mnemonic</th>
<th>Event name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x36</td>
<td>[41]</td>
<td>LL_CACHE_RD</td>
<td>Last level cache access, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If CPUECTRL.EXTLLC is set:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• This event counts any cacheable read transaction which returns a data source of &quot;interconnect cache&quot;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If CPUECTRL.EXTLLC is not set:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• This event is a duplicate of the L*D_CACHE_RD event corresponding to the last level of cache implemented – L3D_CACHE_RD if both per-core L2 and cluster L3 are implemented, L2D_CACHE_RD if only one is implemented, or L1D_CACHE_RD if neither is implemented.</td>
</tr>
<tr>
<td>0x37</td>
<td>[42]</td>
<td>LL_CACHE_MISS_RD</td>
<td>Last level cache miss, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If CPUECTRL.EXTLLC is set:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• This event counts any cacheable read transaction which returns a data source of &quot;DRAM&quot;, &quot;remote&quot; or &quot;inter-cluster peer&quot;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If CPUECTRL.EXTLLC is not set:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• This event is a duplicate of the L*D_CACHE_REFILL_RD event corresponding to the last level of cache implemented – L3D_CACHE_REFILL_RD if both per-core L2 and cluster L3 are implemented, L2D_CACHE_REFILL_RD if only one is implemented, or L1D_CACHE_REFILL_RD if neither is implemented.</td>
</tr>
<tr>
<td>0x38</td>
<td>[38]</td>
<td>REMOTE_ACCESS_RD</td>
<td>Access to another socket in a multi-socket system, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any read transaction which returns a data source of &quot;remote&quot;.</td>
</tr>
<tr>
<td>0x40</td>
<td>-</td>
<td>L1D_CACHE_RD</td>
<td>Level 1 data cache access, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any load operation or pagewalk access which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL_RD event causes this event to count.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The following instructions are not counted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Cache maintenance instructions and prefetches.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Non-cacheable accesses.</td>
</tr>
<tr>
<td>0x41</td>
<td>-</td>
<td>L1D_CACHE_WR</td>
<td>Level 1 data cache access, write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any store operation which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL event causes this event to count.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The following instructions are not counted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Cache maintenance instructions and prefetches.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Non-cacheable accesses.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>----------------</td>
<td>------------</td>
</tr>
<tr>
<td>0x42</td>
<td>-</td>
<td>L1D_CACHE_REFILL_RD</td>
<td>Level 1 data cache refill, read. This event counts any load operation or pagewalk access which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted: • Cache maintenance instructions and prefetches. • Non-cacheable accesses.</td>
</tr>
<tr>
<td>0x43</td>
<td>-</td>
<td>L1D_CACHE_REFILL_WR</td>
<td>Level 1 data cache refill, write. This event counts any store operation which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted: • Cache maintenance instructions and prefetches. • Stores of an entire cache line, even if they make a coherency request outside the L1. • Partial cache line writes which do not allocate into the L1 cache. • Non-cacheable accesses.</td>
</tr>
<tr>
<td>0x44</td>
<td>-</td>
<td>L1D_CACHE_REFILL_INNER</td>
<td>Level 1 data cache refill, inner. This event counts any L1 D-cache linefill (as counted by L1D_CACHE_REFILL) which hits in the L2 cache, L3 cache or another core in the cluster.</td>
</tr>
<tr>
<td>0x45</td>
<td>-</td>
<td>L1D_CACHE_REFILL_OUTER</td>
<td>Level 1 data cache refill, outer. This event counts any L1 D-cache linefill (as counted by L1D_CACHE_REFILL) which does not hit in the L2 cache, L3 cache or another core in the cluster, and instead obtains data from outside the cluster.</td>
</tr>
<tr>
<td>0x50</td>
<td>-</td>
<td>L2D_CACHE_RD</td>
<td>Level 2 cache access, read. • If the core is configured with a per-core L2 cache: This event counts any read transaction from L1 which looks up in the L2 cache. Snoops from outside the core are not counted. • If the core is configured without a per-core L2 cache: This event counts the cluster cache event, as defined by L3D_CACHE_RD. • If there is neither a per-core cache nor a cluster cache configured, this event is not implemented.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>----------------</td>
<td>------------</td>
</tr>
<tr>
<td>0x51</td>
<td>-</td>
<td>L2D_CACHE_WR</td>
<td>Level 2 cache access, write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If the core is configured with a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- This event counts any write transaction from L1 which looks up in the L2 cache or any write-back from L1 which allocates into the L2 cache. Snoops from outside the core are not counted.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If the core is configured without a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- This event counts the cluster cache event, as defined by L3D_CACHE_WR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If there is neither a per-core cache nor a cluster cache configured, this event is not implemented.</td>
</tr>
<tr>
<td>0x52</td>
<td>-</td>
<td>L2D_CACHE_REFILL_RD</td>
<td>Level 2 cache refill, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If the core is configured with a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- This event counts any cacheable read transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. Transactions such as ReadUnique are counted here as “read” transactions, even though they can be generated by store instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If the core is configured without a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- This event counts the cluster cache event, as defined by L3D_CACHE_REFILL_RD.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If there is neither a per-core cache nor a cluster cache configured, this event is not implemented.</td>
</tr>
<tr>
<td>0x53</td>
<td>-</td>
<td>L2D_CACHE_REFILL_WR</td>
<td>Level 2 cache refill, write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If the core is configured with a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- This event counts any write transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. Transactions such as ReadUnique are not counted as write transactions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If the core is configured without a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- This event counts the cluster cache event, as defined by L3D_CACHE_REFILL_WR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- If there is neither a per-core cache nor a cluster cache configured, this event is not implemented.</td>
</tr>
<tr>
<td>0x60</td>
<td>-</td>
<td>BUS_ACCESS_RD</td>
<td>Bus access, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts for every beat of data transferred over the read data channel between the core and the SCU.</td>
</tr>
<tr>
<td>0x61</td>
<td>-</td>
<td>BUS_ACCESS_WR</td>
<td>Bus access, write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts for every beat of data transferred over the write data channel between the core and the SCU.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>----------------</td>
<td>------------</td>
</tr>
<tr>
<td>0x66</td>
<td>-</td>
<td>MEM_ACCESS_RD</td>
<td>Data memory access, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts memory accesses due to load instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The following instructions are not counted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Instruction fetches.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Cache maintenance instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Translation table walks.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Prefetches.</td>
</tr>
<tr>
<td>0x67</td>
<td>-</td>
<td>MEM_ACCESS_WR</td>
<td>Data memory access, write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts memory accesses due to store instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The following instructions are not counted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Instruction fetches.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Cache maintenance instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Translation table walks.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Prefetches.</td>
</tr>
<tr>
<td>0x70</td>
<td>-</td>
<td>LD_SPEC</td>
<td>Operation speculatively executed, load.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event duplicates LD RETIRED.</td>
</tr>
<tr>
<td>0x71</td>
<td>-</td>
<td>ST_SPEC</td>
<td>Operation speculatively executed, store.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event duplicates ST RETIRED.</td>
</tr>
<tr>
<td>0x72</td>
<td>-</td>
<td>LDST_SPEC</td>
<td>Operation speculatively executed, load or store.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts the sum of LD_SPEC and ST_SPEC.</td>
</tr>
<tr>
<td>0x73</td>
<td>-</td>
<td>DP_SPEC</td>
<td>Operation speculatively executed, integer data processing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts retired integer data-processing instructions.</td>
</tr>
<tr>
<td>0x74</td>
<td>-</td>
<td>ASE_SPEC</td>
<td>Operation speculatively executed, Advanced SIMD instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts retired Advanced SIMD instructions.</td>
</tr>
<tr>
<td>0x75</td>
<td>-</td>
<td>VFP_SPEC</td>
<td>Operation speculatively executed, floating-point instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts retired floating-point instructions.</td>
</tr>
<tr>
<td>0x76</td>
<td>-</td>
<td>PC_WRITE_SPEC</td>
<td>Operation speculatively executed, software change of the PC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts retired branch instructions.</td>
</tr>
<tr>
<td>0x77</td>
<td>-</td>
<td>CRYPTO_SPEC</td>
<td>Operation speculatively executed, Cryptographic instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts retired Cryptographic instructions.</td>
</tr>
<tr>
<td>0x78</td>
<td>-</td>
<td>BR_IMMED_SPEC</td>
<td>Branch speculatively executed, immediate branch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event duplicates BR IMMED RETIRED.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>-------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0x79</td>
<td>-</td>
<td>BR_RETURN_SPEC</td>
<td>Branch speculatively executed, procedure return.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event duplicates BR_RETURN_RETIRED.</td>
</tr>
<tr>
<td>0x7A</td>
<td>-</td>
<td>BR_INDIRECT_SPEC</td>
<td>Branch speculatively executed, indirect branch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts retired indirect branch instructions.</td>
</tr>
<tr>
<td>0x86</td>
<td>-</td>
<td>EXC_IRQ</td>
<td>Exception taken, IRQ.</td>
</tr>
<tr>
<td>0x87</td>
<td>-</td>
<td>EXC_FIQ</td>
<td>Exception taken, FIQ.</td>
</tr>
<tr>
<td>0xA0</td>
<td>-</td>
<td>L3D_CACHE_RD</td>
<td>Attributable Level 3 unified cache access, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts for any cacheable read transaction returning data from the SCU.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented.</td>
</tr>
<tr>
<td>0xA2</td>
<td>-</td>
<td>L3D_CACHE_REFILL_RD</td>
<td>Attributable Level 3 unified cache refill, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event duplicates L3D_CACHE_REFILL.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented.</td>
</tr>
<tr>
<td>0xC0</td>
<td>-</td>
<td>L3D_CACHE_REFILL_PREFETCH</td>
<td>Level 3 cache refill due to prefetch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts any linefills from the hardware prefetcher which cause an allocation into the L3 cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Note</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>It might not be possible to both distinguish hardware vs software prefetches and also which prefetches cause an allocation. If so, only hardware prefetches should be counted, regardless of whether they allocate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If either the core is configured without a per-core L2 or the cluster is configured without an L3 cache, this event is not implemented.</td>
</tr>
<tr>
<td>0xC1</td>
<td>-</td>
<td>L2D_CACHE_REFILL_PREFETCH</td>
<td>Level 2 cache refill due to prefetch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If the core is configured with a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event does not count.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If the core is configured without a per-core L2 cache:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts the cluster cache event, as defined by L3D_CACHE_REFILL_PREFETCH.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• If there is neither a per-core cache nor a cluster cache configured, this event is not implemented.</td>
</tr>
<tr>
<td>Event number</td>
<td>PMU event bus (to trace)</td>
<td>Event mnemonic</td>
<td>Event name</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------</td>
<td>----------------</td>
<td>------------</td>
</tr>
</tbody>
</table>
| 0xC2         | -                        | L1D_CACHE_REFILL_PREFETCH | Level 1 data cache refill due to prefetch.  
This event counts any linefills from the prefetcher which cause an allocation into the L1 D-cache. |
| 0xC3         | -                        | L2D_WS_MODE | Level 2 cache write streaming mode.  
This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L2 cache. |
| 0xC4         | -                        | L1D_WS_MODE_ENTRY | Level 1 data cache entering write streaming mode.  
This event counts for each entry into write-streaming mode. |
| 0xC5         | -                        | L1D_WS_MODE | Level 1 data cache write streaming mode.  
This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L1 D-cache. |
| 0xC6         | -                        | PREDECODE_ERROR | Predecode error. |
| 0xC7         | -                        | L3D_WS_MODE | Level 3 cache write streaming mode.  
This event counts for each cycle where the core is in write-streaming mode and not allocating writes into the L3 cache. |
| 0xC9         | -                        | BR_COND_PRED | Predicted conditional branch executed.  
This event counts when any branch which can be predicted by the conditional predictor is retired. This event still counts when branch prediction is disabled due to the MMU being off. |
| 0xCA         | -                        | BR_INDIRECT_MIS_PRED | Indirect branch mis-predicted.  
This event counts when any indirect branch which can be predicted by the BTAC is retired, and has mis-predicted for either the condition or the address. This event still counts when branch prediction is disabled due to the MMU being off. |
| 0xCB         | -                        | BR_INDIRECT_ADDR_MIS_PRED | Indirect branch mis-predicted due to address mis-compare.  
This event counts when any indirect branch which can be predicted by the BTAC is retired, was taken and correctly predicted the condition, and has mis-predicted the address. This event still counts when branch prediction is disabled due to the MMU being off. |
| 0xCC         | -                        | BR_COND_MIS_PRED | Conditional branch mis-predicted.  
This event counts when any branch which can be predicted by the conditional predictor is retired, and has mis-predicted the condition. This event still counts when branch prediction is disabled due to the MMU being off. Conditional indirect branches which correctly predicted the condition but mis-predicted on the address do not count this event. |
<table>
<thead>
<tr>
<th>Event number</th>
<th>PMU event bus (to trace)</th>
<th>Event mnemonic</th>
<th>Event name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xCD</td>
<td>-</td>
<td>BR_INDIRECT_ADDR_PRED</td>
<td>Indirect branch with predicted address executed. This event counts when any indirect branch which can be predicted by the BTAC is retired, was taken and correctly predicted the condition. This event still counts when branch prediction is disabled due to the MMU being off.</td>
</tr>
<tr>
<td>0xCE</td>
<td>-</td>
<td>BR_RETURN_ADDR_PRED</td>
<td>Procedure return with predicted address executed. This event counts when any procedure return which can be predicted by the CRS is retired, was taken and correctly predicted the condition. This event still counts when branch prediction is disabled due to the MMU being off.</td>
</tr>
<tr>
<td>0xCF</td>
<td>-</td>
<td>BR_RETURN_ADDR_MIS_PRED</td>
<td>Procedure return mis-predicted due to address mis-compare. This event counts when any procedure return which can be predicted by the CRS is retired, was taken and correctly predicted the condition, and has mis-predicted the address. This event still counts when branch prediction is disabled due to the MMU being off.</td>
</tr>
<tr>
<td>0xD0</td>
<td>-</td>
<td>L2D_LLWALK_TLB</td>
<td>Level 2 TLB last-level walk cache access. This event does not count if the MMU is disabled.</td>
</tr>
<tr>
<td>0xD1</td>
<td>-</td>
<td>L2D_LLWALK_TLB_REFILL</td>
<td>Level 2 TLB last-level walk cache refill. This event does not count if the MMU is disabled.</td>
</tr>
<tr>
<td>0xD2</td>
<td>-</td>
<td>L2D_L2WALK_TLB</td>
<td>Level 2 TLB level-2 walk cache access. This event counts accesses to the level-2 walk cache where the last-level walk cache has missed. The event only counts when the translation regime of the pagewalk uses level 2 descriptors. This event does not count if the MMU is disabled.</td>
</tr>
<tr>
<td>0xD3</td>
<td>-</td>
<td>L2D_L2WALK_TLB_REFILL</td>
<td>Level 2 TLB level-2 walk cache refill. This event does not count if the MMU is disabled.</td>
</tr>
</tbody>
</table>
| 0xD4         | -                        | L2D_S2_TLB                    | Level 2 TLB IPA cache access. This event counts on each access to the IPA cache.  
• If a single pagewalk needs to make multiple accesses to the IPA cache, each access is counted.  
• If stage 2 translation is disabled, this event does not count. |
| 0xD5         | -                        | L2D_S2_TLB_REFILL             | Level 2 TLB IPA cache refill. This event counts on each refill of the IPA cache.  
• If a single pagewalk needs to make multiple accesses to the IPA cache, each access which causes a refill is counted.  
• If stage 2 translation is disabled, this event does not count. |
<table>
<thead>
<tr>
<th>Event number</th>
<th>PMU event bus (to trace)</th>
<th>Event mnemonic</th>
<th>Event name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xD6</td>
<td>-</td>
<td>L2D_CACHE_STASH_DROPPED</td>
<td>Level 2 cache stash dropped. This event counts on each stash request received from the interconnect or ACP, that is targeting L2 and gets dropped due to lack of buffer space to hold the request.</td>
</tr>
<tr>
<td>0xE1</td>
<td>-</td>
<td>STALL_FRONTEND_CACHE</td>
<td>No operation issued due to the frontend, cache miss. This event counts every cycle the DPU IQ is empty and there is an instruction cache miss being processed.</td>
</tr>
<tr>
<td>0xE2</td>
<td>-</td>
<td>STALL_FRONTEND_TLB</td>
<td>No operation issued due to the frontend, TLB miss. This event counts every cycle the DPU IQ is empty and there is an instruction L1 TLB miss being processed.</td>
</tr>
<tr>
<td>0xE3</td>
<td>-</td>
<td>STALL_FRONTEND_PDERR</td>
<td>No operation issued due to the frontend, pre-decode error. This event counts every cycle the DPU IQ is empty and there is a pre-decode error being processed.</td>
</tr>
<tr>
<td>0xE4</td>
<td>-</td>
<td>STALL_BACKEND_ILOCK</td>
<td>No operation issued due to the backend interlock. This event counts every cycle that issue is stalled and there is an interlock. Stall cycles due to a stall in Wr (typically awaiting load data) are excluded.</td>
</tr>
<tr>
<td>0xE5</td>
<td>-</td>
<td>STALL_BACKEND_ILOCK_AGU</td>
<td>No operation issued due to the backend, interlock, AGU. This event counts every cycle that issue is stalled and there is an interlock that is due to a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles due to a stall in Wr (typically awaiting load data) are excluded.</td>
</tr>
<tr>
<td>0xE6</td>
<td>-</td>
<td>STALL_BACKEND_ILOCK_FPU</td>
<td>No operation issued due to the backend, interlock, FPU. This event counts every cycle that issue is stalled and there is an interlock that is due to an FPU/NEON instruction. Stall cycles due to a stall in the Wr stage (typically awaiting load data) are excluded.</td>
</tr>
<tr>
<td>0xE7</td>
<td>-</td>
<td>STALL_BACKEND_LD</td>
<td>No operation issued due to the backend, load. This event counts every cycle there is a stall in the Wr stage due to a load.</td>
</tr>
<tr>
<td>0xE8</td>
<td>-</td>
<td>STALL_BACKEND_ST</td>
<td>No operation issued due to the backend, store. This event counts every cycle there is a stall in the Wr stage due to a store.</td>
</tr>
<tr>
<td>0xE9</td>
<td>-</td>
<td>STALL_BACKEND_LD_CACHE</td>
<td>No operation issued due to the backend, load, cache miss. This event counts every cycle there is a stall in the Wr stage due to a load which is waiting on data (due to missing the cache or being non-cacheable).</td>
</tr>
</tbody>
</table>
Table C2-3  PMU events (continued)

<table>
<thead>
<tr>
<th>Event number</th>
<th>PMU event bus (to trace)</th>
<th>Event mnemonic</th>
<th>Event name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xEA</td>
<td></td>
<td>STALL_BACKEND_LD_TLB</td>
<td>No operation issued due to the backend, load, TLB miss.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts every cycle there is a stall in the Wr stage due to a load</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>which has missed in the L1 TLB.</td>
</tr>
<tr>
<td>0xEB</td>
<td></td>
<td>STALL_BACKEND_ST_STB</td>
<td>No operation issued due to the backend, store, STB full.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts every cycle there is a stall in the Wr stage due to a</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>store which is waiting due to the STB being full.</td>
</tr>
<tr>
<td>0xEC</td>
<td></td>
<td>STALL_BACKEND_ST_TLB</td>
<td>No operation issued due to the backend, store, TLB miss.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This event counts every cycle there is a stall in the Wr stage due to a</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>store which has missed in the L1 TLB.</td>
</tr>
</tbody>
</table>

L2 and L3 cache events (L2D_CACHE*, L3D_CACHE*)

The behavior of these events depends on the configuration of the core.

If the private L2 cache is present, the L2D_CACHE* events count the activity in the private L2 cache, and the L3D_CACHE* events count the activity in the DSU L3 cache (if present).

If the private L2 cache is not present but the DSU L3 cache is present, the L2D_CACHE* events count activity in the DSU L3 cache and the L3D_CACHE* events do not count. The L2D_CACHE_WR, L2D_CACHE_WR and L2D_CACHE_REFILL_WR events do not count in this configuration.

If neither the private L2 cache nor the DSU L3 cache are present, neither the L2D_CACHE* or L3D_CACHE* events will count.

Last Level cache events (LL_CACHE_*)

The behavior of these events depends on the configuration of the core and the value of the CPUECTL.R.EXTLLC/CPUECTLR_EL1.EXTLLC bit.

If the EXTLLC bit is 0:

These events count activity in the last level of data cache implemented in the core. This is the DSU L3 cache if it is present, else the private L2 cache if it is present, otherwise the L1 data cache.

If the EXTLLC bit is 1:

These events count activity in a last level cache outside the core (if present). These events may not count in all implementations.
C2.5 PMU interrupts

The Cortex-A55 core asserts the nPMUIRQ signal when the PMU generates an interrupt.

You can route this signal to an external interrupt controller for prioritization and masking. This is the only mechanism that signals this interrupt to the core.

This interrupt is also driven as a trigger input to the CTI. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual for more information.
C2.6 Exporting PMU events

Some of the PMU events are exported to the ETM trace unit to be monitored.

——— Note ———

The PMUEVENT bus is not exported to external components. This is because the event bus cannot safely cross an asynchronous boundary when events can be generated on every cycle.
This chapter describes the *Embedded Trace Macrocell* (ETM) for the Cortex-A55 core.

It contains the following sections:

- *C3.1 About the ETM* on page C3-586.
- *C3.2 ETM trace unit generation options and resources* on page C3-587.
- *C3.3 ETM trace unit functional description* on page C3-589.
- *C3.4 Resetting the ETM* on page C3-590.
- *C3.5 Programming and reading ETM trace unit registers* on page C3-591.
- *C3.6 ETM trace unit register interfaces* on page C3-592.
- *C3.7 Interaction with the PMU and Debug* on page C3-593.
C3.1 About the ETM

This module performs real-time instruction flow tracing that complies with the ETM architecture, ETMv4.2. As a CoreSight component, it is part of the Arm real-time debug solution.
C3.2 ETM trace unit generation options and resources

The following table shows the trace generation options implemented in the Cortex-A55 ETM trace unit.

**Table C3-1  ETM trace unit generation options implemented**

<table>
<thead>
<tr>
<th>Description</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction address size in bytes</td>
<td>8</td>
</tr>
<tr>
<td>Data address size in bytes</td>
<td>0</td>
</tr>
<tr>
<td>Data value size in bytes</td>
<td>0</td>
</tr>
<tr>
<td>Virtual Machine ID size in bytes</td>
<td>4</td>
</tr>
<tr>
<td>Context ID size in bytes</td>
<td>4</td>
</tr>
<tr>
<td>Support for conditional instruction tracing</td>
<td>Not implemented</td>
</tr>
<tr>
<td>Support for tracing of data</td>
<td>Not implemented</td>
</tr>
<tr>
<td>Support for tracing of load and store instructions as P0 elements</td>
<td>Not implemented</td>
</tr>
<tr>
<td>Support for cycle counting in the instruction trace</td>
<td>Implemented</td>
</tr>
<tr>
<td>Support for branch broadcast tracing</td>
<td>Implemented</td>
</tr>
<tr>
<td>Number of events supported in the trace</td>
<td>4</td>
</tr>
<tr>
<td>Return stack support</td>
<td>Implemented</td>
</tr>
<tr>
<td>Tracing of SError exception support</td>
<td>Implemented</td>
</tr>
<tr>
<td>Instruction trace cycle counting minimum threshold</td>
<td>1</td>
</tr>
<tr>
<td>Size of Trace ID</td>
<td>7 bits</td>
</tr>
<tr>
<td>Synchronization period support</td>
<td>Read-write</td>
</tr>
<tr>
<td>Global timestamp size</td>
<td>64 bits</td>
</tr>
<tr>
<td>Number of cores available for tracing</td>
<td>1</td>
</tr>
<tr>
<td>ATB trigger support</td>
<td>Implemented</td>
</tr>
<tr>
<td>Low power behavior override</td>
<td>Implemented</td>
</tr>
<tr>
<td>Stall control support</td>
<td>Implemented</td>
</tr>
<tr>
<td>Support for overflow avoidance</td>
<td>Not implemented</td>
</tr>
<tr>
<td>Support for using CONTEXTIDR_EL2 in VMID comparator</td>
<td>Implemented</td>
</tr>
</tbody>
</table>

The following table shows the resources implemented in the Cortex-A55 ETM trace unit.

**Table C3-2  ETM trace unit resources implemented**

<table>
<thead>
<tr>
<th>Description</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of resource selection pairs implemented</td>
<td>8</td>
</tr>
<tr>
<td>Number of external input selectors implemented</td>
<td>4</td>
</tr>
<tr>
<td>Number of external inputs implemented</td>
<td>47, 4 CTI + 43 PMU</td>
</tr>
<tr>
<td>Number of counters implemented</td>
<td>2</td>
</tr>
<tr>
<td>Description</td>
<td>Configuration</td>
</tr>
<tr>
<td>-------------------------------------------------------</td>
<td>---------------------</td>
</tr>
<tr>
<td>Reduced function counter implemented</td>
<td>Not implemented</td>
</tr>
<tr>
<td>Number of sequencer states implemented</td>
<td>4</td>
</tr>
<tr>
<td>Number of Virtual Machine ID comparators implemented</td>
<td>1</td>
</tr>
<tr>
<td>Number of Context ID comparators implemented</td>
<td>1</td>
</tr>
<tr>
<td>Number of address comparator pairs implemented</td>
<td>4</td>
</tr>
<tr>
<td>Number of single-shot comparator controls</td>
<td>1</td>
</tr>
<tr>
<td>Number of core comparator inputs implemented</td>
<td>0</td>
</tr>
<tr>
<td>Data address comparisons implemented</td>
<td>Not implemented</td>
</tr>
<tr>
<td>Number of data value comparators implemented</td>
<td>0</td>
</tr>
</tbody>
</table>
C3.3 ETM trace unit functional description

This section describes the functionality of the ETM trace unit.

The following figure shows the main functional blocks of the ETM trace unit.

Core interface
This block monitors the behavior of the core and generates P0 elements that are essentially executed branches and exceptions traced in program order.

Trace generation
The trace generation block generates various trace packets based on P0 elements.

Filtering and triggering resources
You can limit the amount of trace data generated by the ETM through the process of filtering. For example, generating trace only in a certain address range. More complicated logic analyzer style filtering options are also available.

The ETM trace unit can also generate a trigger that is a signal to the trace capture device to stop capturing trace.

FIFO
The trace generated by the ETM trace unit is in a highly-compressed form.

The FIFO enables trace bursts to be flattened out. When the FIFO becomes full, the FIFO signals an overflow. The trace generation logic does not generate any new trace until the FIFO is emptied. This causes a gap in the trace when viewed in the debugger.

Trace out
Trace from FIFO is output on the AMBA ATB interface.
C3.4 Resetting the ETM

The reset for the ETM trace unit is the same as a Cold reset for the core.

The ETM trace unit is not reset when Warm reset is applied to the core so that tracing through Warm core reset is possible.

If the ETM trace unit is reset, tracing stops until the ETM trace unit is reprogrammed and re-enabled. However, if the core is reset using Warm reset, the last few instructions provided by the core before the reset might not be traced.
C3.5 Programming and reading ETM trace unit registers

You program and read the ETM trace unit registers using the Debug APB interface.

The core does not have to be in debug state when you program the ETM trace unit registers.

When you are programming the ETM trace unit registers, you must enable all the changes at the same time. Otherwise, if you program the counter, it might start to count based on incorrect events before the correct setup is in place for the trigger condition.

To disable the ETM trace unit, use the TRCPRGCTRLR.EN bit.

![Flowchart diagram of ETM trace unit registration process]

**Figure C3-2 Programming ETM trace unit registers**

**Related reference**

*D8.60 TRCPRGCTRLR, Programming Control Register* on page D8-776

---

100442_0200_00_en

Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.

Non-Confidential
C3.6 ETM trace unit register interfaces

The Cortex-A55 core supports only memory-mapped interface to trace registers.

See the Arm® Embedded Trace Macrocell Architecture Specification ETMv4 for information on the behaviors on register accesses for different trace unit states and the different access mechanisms.

Related reference
C1.5 External debug interface on page C1-562
C3.7 Interaction with the PMU and Debug

This section describes the interaction with the PMU and the effect of debug double lock on trace register access.

Interaction with the PMU

The Cortex-A55 core includes a PMU that enables events, such as cache misses and instructions executed, to be counted over a period of time.

The PMU and ETM trace unit function together.

Use of PMU events by the ETM trace unit

The PMU architectural events described in Chapter C2 PMU events on page C2-567 are available to the ETM trace unit through the extended input facility.

See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information about PMU events.

The ETM trace unit uses four extended external input selectors to access the PMU events. Each selector can independently select one of the PMU events, that are then active for the cycles where the relevant events occur. These selected events can then be accessed by any of the event registers within the ETM trace unit. The PMU event table describes the PMU events.

Related reference

Chapter C2 PMU on page C2-563
Part D
Debug registers
This chapter describes the debug registers in the AArch32 Execution state and shows examples of how to use them.

It contains the following sections:

- **D1.1 AArch32 debug register summary** on page D1-598.
- **D1.2 DBGBCR, Debug Breakpoint Control Registers** on page D1-601.
- **D1.3 DBGDEVID, Debug Device ID Register** on page D1-604.
- **D1.4 DBGDEVID1, Debug Device ID Register 1** on page D1-606.
- **D1.5 DBGDIDR, Debug ID Register** on page D1-607.
- **D1.6 DBGWCR, Debug Watchpoint Control Registers** on page D1-609.
D1.1 AArch32 debug register summary

The following table summarizes the 32-bit and 64-bit debug control registers that are accessible in the AArch32 Execution state from the internal CP14 interface. These registers are accessed by the MCR and MRC instructions in the order of CRn, op2, CRm, Op1 or MCRR and MRRC instructions in the order of CRm, Op1.

For those registers not described in this chapter, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile. See the D3.1 Memory-mapped debug register summary on page D3-624 for a complete list of registers accessible from the internal memory-mapped interface or the external debug interface.

Table D1-1  AArch32 debug register summary

<table>
<thead>
<tr>
<th>CRn</th>
<th>Op2</th>
<th>CRm</th>
<th>Op1</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c0</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>DBGDIDR</td>
<td>RO</td>
<td>0x3518D000</td>
<td>D1.5 DBGDIDR, Debug ID Register on page D1-607</td>
</tr>
<tr>
<td>c0</td>
<td>0</td>
<td>c1</td>
<td>0</td>
<td>DBGDSCRint</td>
<td>RO</td>
<td>0x00030000</td>
<td>Debug Status and Control Register, Internal View</td>
</tr>
<tr>
<td>c0</td>
<td>0</td>
<td>c2</td>
<td>0</td>
<td>DBGDCCINT</td>
<td>RW</td>
<td>0x00000000</td>
<td>Debug Comms Channel Interrupt Enable Register</td>
</tr>
<tr>
<td>c0</td>
<td>0</td>
<td>c5</td>
<td>0</td>
<td>DBGDTRXint</td>
<td>WO</td>
<td>-</td>
<td>Debug Data Transfer Register, Transmit, Internal View</td>
</tr>
<tr>
<td>c0</td>
<td>0</td>
<td>c5</td>
<td>0</td>
<td>DBGDTRRXint</td>
<td>RO</td>
<td>0x00000000</td>
<td>Debug Data Transfer Register, Receive, Internal View</td>
</tr>
<tr>
<td>c0</td>
<td>0</td>
<td>c6</td>
<td>0</td>
<td>DBGWFAR</td>
<td>RW</td>
<td>-</td>
<td>Watchpoint Fault Address Register, RES0</td>
</tr>
<tr>
<td>c0</td>
<td>0</td>
<td>c7</td>
<td>0</td>
<td>DBGVCR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Debug Vector Catch Register</td>
</tr>
<tr>
<td>c0</td>
<td>2</td>
<td>c0</td>
<td>0</td>
<td>DBGDTRRXext</td>
<td>RW</td>
<td>0x00000000</td>
<td>Debug Data Transfer Register, Receive, External View</td>
</tr>
<tr>
<td>c0</td>
<td>2</td>
<td>c2</td>
<td>0</td>
<td>DBGDSCRext</td>
<td>RW</td>
<td>0x00030000</td>
<td>Debug Status and Control Register, External View</td>
</tr>
<tr>
<td>c0</td>
<td>2</td>
<td>c3</td>
<td>0</td>
<td>DBGDTRXext</td>
<td>RW</td>
<td>0x00000000</td>
<td>Debug Data Transfer Register, Transmit, External View</td>
</tr>
<tr>
<td>c0</td>
<td>2</td>
<td>c6</td>
<td>0</td>
<td>DBGOSECCR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Debug OS Lock Exception Catch Control Register</td>
</tr>
<tr>
<td>c0</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>DBGGBVR0</td>
<td>RW</td>
<td>XXXXXXXXf</td>
<td>Debug Breakpoint Value Register 0</td>
</tr>
<tr>
<td>c0</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>DBGGBVR1</td>
<td>RW</td>
<td>XXXXXXXXf</td>
<td>Debug Breakpoint Value Register 1</td>
</tr>
<tr>
<td>c0</td>
<td>4</td>
<td>c2</td>
<td>0</td>
<td>DBGGBVR2</td>
<td>RW</td>
<td>XXXXXXXXf</td>
<td>Debug Breakpoint Value Register 2</td>
</tr>
<tr>
<td>c0</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>DBGGBVR3</td>
<td>RW</td>
<td>XXXXXXXXf</td>
<td>Debug Breakpoint Value Register 3</td>
</tr>
<tr>
<td>c0</td>
<td>4</td>
<td>c4</td>
<td>0</td>
<td>DBGGBVR4</td>
<td>RW</td>
<td>XXXXXXXXf</td>
<td>Debug Breakpoint Value Register 4</td>
</tr>
<tr>
<td>c0</td>
<td>4</td>
<td>c5</td>
<td>0</td>
<td>DBGGBVR5</td>
<td>RW</td>
<td>XXXXXXXXf</td>
<td>Debug Breakpoint Value Register 5</td>
</tr>
<tr>
<td>c0</td>
<td>5</td>
<td>c0</td>
<td>0</td>
<td>DBGBCR0</td>
<td>RW</td>
<td>00XXXXXg</td>
<td>Debug Breakpoint Control Register 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>See D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614.</td>
<td></td>
</tr>
<tr>
<td>c0</td>
<td>5</td>
<td>c1</td>
<td>0</td>
<td>DBGBCR1</td>
<td>RW</td>
<td>00XXXXXg</td>
<td>Debug Breakpoint Control Register 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>See D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614.</td>
<td></td>
</tr>
</tbody>
</table>

---

c Previous returned information about the address of the instruction that accessed a watchpoint address. This register is now deprecated and is RES0.

f The actual reset value is \{30\{1’bx\}\}.2'b0

g The actual reset value is 32'b000000000x0x0x000000000xxxxx0xx0.
### Table D1-1  AArch32 debug register summary (continued)

<table>
<thead>
<tr>
<th>CR n</th>
<th>Op2</th>
<th>CR m</th>
<th>Op1</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c0</td>
<td>5</td>
<td>c2</td>
<td>0</td>
<td>DBGBCR2</td>
<td>RW</td>
<td>00XXXXXXXX&lt;sup&gt;g&lt;/sup&gt;</td>
<td>Debug Breakpoint Control Register 2 See D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614.</td>
</tr>
<tr>
<td>c0</td>
<td>5</td>
<td>c3</td>
<td>0</td>
<td>DBGBCR3</td>
<td>RW</td>
<td>00XXXXXXXX&lt;sup&gt;g&lt;/sup&gt;</td>
<td>Debug Breakpoint Control Register 3 See D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614.</td>
</tr>
<tr>
<td>c0</td>
<td>5</td>
<td>c4</td>
<td>0</td>
<td>DBGBCR4</td>
<td>RW</td>
<td>00XXXXXXXX&lt;sup&gt;h&lt;/sup&gt;</td>
<td>Debug Breakpoint Control Register 4 See D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614.</td>
</tr>
<tr>
<td>c0</td>
<td>5</td>
<td>c5</td>
<td>0</td>
<td>DBGBCR5</td>
<td>RW</td>
<td>00XXXXXXXX&lt;sup&gt;h&lt;/sup&gt;</td>
<td>Debug Breakpoint Control Register 5 See D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614.</td>
</tr>
<tr>
<td>c0</td>
<td>6</td>
<td>c0</td>
<td>0</td>
<td>DBGWVR0</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;f&lt;/sup&gt;</td>
<td>Debug Watchpoint Value Register 0</td>
</tr>
<tr>
<td>c0</td>
<td>6</td>
<td>c1</td>
<td>0</td>
<td>DBGWVR1</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;f&lt;/sup&gt;</td>
<td>Debug Watchpoint Value Register 1</td>
</tr>
<tr>
<td>c0</td>
<td>6</td>
<td>c2</td>
<td>0</td>
<td>DBGWVR2</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;f&lt;/sup&gt;</td>
<td>Debug Watchpoint Value Register 2</td>
</tr>
<tr>
<td>c0</td>
<td>6</td>
<td>c3</td>
<td>0</td>
<td>DBGWVR3</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;f&lt;/sup&gt;</td>
<td>Debug Watchpoint Value Register 3</td>
</tr>
<tr>
<td>c0</td>
<td>7</td>
<td>c0</td>
<td>0</td>
<td>DBGWCR0</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;i&lt;/sup&gt;</td>
<td>Watchpoint Control Register 0 See D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618.</td>
</tr>
<tr>
<td>c0</td>
<td>7</td>
<td>c1</td>
<td>0</td>
<td>DBGWCR1</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;i&lt;/sup&gt;</td>
<td>Watchpoint Control Register 1 See D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618.</td>
</tr>
<tr>
<td>c0</td>
<td>7</td>
<td>c2</td>
<td>0</td>
<td>DBGWCR2</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;i&lt;/sup&gt;</td>
<td>Watchpoint Control Register 2 See D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618.</td>
</tr>
<tr>
<td>c0</td>
<td>7</td>
<td>c3</td>
<td>0</td>
<td>DBGWCR3</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;i&lt;/sup&gt;</td>
<td>Watchpoint Control Register 3 See D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618.</td>
</tr>
<tr>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>0</td>
<td>DBGDRAR[31:0]</td>
<td>RO</td>
<td>-</td>
<td>Debug ROM Address Register, RES0</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>c1</td>
<td>-</td>
<td>DBGDRAR[63:0]</td>
<td>RO</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>c1</td>
<td>1</td>
<td>c4</td>
<td>0</td>
<td>DBGBXVR4</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;j&lt;/sup&gt;</td>
<td>Debug Breakpoint Extended Value Register 4</td>
</tr>
<tr>
<td>c1</td>
<td>1</td>
<td>c5</td>
<td>0</td>
<td>DBGBXVR5</td>
<td>RW</td>
<td>XXXXXXXX&lt;sup&gt;j&lt;/sup&gt;</td>
<td>Debug Breakpoint Extended Value Register 5</td>
</tr>
<tr>
<td>c1</td>
<td>4</td>
<td>c0</td>
<td>0</td>
<td>DBGOSLAR</td>
<td>WO</td>
<td>-</td>
<td>Debug OS Lock Access Register</td>
</tr>
</tbody>
</table>

<sup>g</sup> The actual reset value is 32b0000000000000000000000000000x0.

<sup>h</sup> The actual reset value is 32b0000000000000000000000000000xx0.

<sup>i</sup> The actual reset value is 32b0000000000000000000000000000000.

<sup>j</sup> The actual reset value is 32bxxxxxxxxx.
Table D1-1  AArch32 debug register summary (continued)

<table>
<thead>
<tr>
<th>CR n</th>
<th>Op2</th>
<th>CR m</th>
<th>Op1</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c1</td>
<td>4</td>
<td>c1</td>
<td>0</td>
<td>DBGOSLSR</td>
<td>RO</td>
<td>0x0000000A</td>
<td>Debug OS Lock Status Register</td>
</tr>
<tr>
<td>c1</td>
<td>4</td>
<td>c3</td>
<td>0</td>
<td>DBGOSDLR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Debug OS Double Lock Register</td>
</tr>
<tr>
<td>c1</td>
<td>4</td>
<td>c4</td>
<td>0</td>
<td>DBGPRCR</td>
<td>RW</td>
<td>k</td>
<td>Debug Power/Reset Control Register</td>
</tr>
<tr>
<td>c2</td>
<td>2</td>
<td>c0</td>
<td>0</td>
<td>DBGDSAR[31:0]</td>
<td>RO</td>
<td>-</td>
<td>Debug Self Address Register RES0</td>
</tr>
<tr>
<td>-</td>
<td>0</td>
<td>c2</td>
<td>-</td>
<td>DBGDSAR[63:0]</td>
<td>RO</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>c7</td>
<td>7</td>
<td>c0</td>
<td>0</td>
<td>DBGDEVID2</td>
<td>RO</td>
<td>0x00000000</td>
<td>Debug Device ID Register 2, RES0</td>
</tr>
<tr>
<td>c7</td>
<td>7</td>
<td>c1</td>
<td>0</td>
<td>DBGDEVID1</td>
<td>RO</td>
<td>0x00000000</td>
<td>D1.4 DBGDEVID1, Debug Device ID Register 1 on page D1-606</td>
</tr>
<tr>
<td>c7</td>
<td>7</td>
<td>c2</td>
<td>0</td>
<td>DBGDEVID</td>
<td>RO</td>
<td>0x0110F10</td>
<td>D1.3 DBGDEVID, Debug Device ID Register on page D1-604</td>
</tr>
<tr>
<td>c7</td>
<td>6</td>
<td>c8</td>
<td>0</td>
<td>DBGCLAIMSET</td>
<td>RW</td>
<td>0x000000FF</td>
<td>Debug Claim Tag Set Register</td>
</tr>
<tr>
<td>c7</td>
<td>6</td>
<td>c9</td>
<td>0</td>
<td>DBGCLAIMCLR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Debug Claim Tag Clear Register</td>
</tr>
<tr>
<td>c7</td>
<td>6</td>
<td>c14</td>
<td>0</td>
<td>DBGAUTHSTAT</td>
<td>RO</td>
<td>0x000000AA</td>
<td>Debug Authentication Status Register</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

k The actual reset value is 31'b0000000000000000000000000000, EDPSCR.COREPURQ.

l Previously defined the offset from the base address defined in DBGDRAR of the physical base address of the debug registers for the core. This register is now deprecated and RES0.

m The actual reset value is 24'b0000000,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0.
D1.2 DBGBCR, Debug Breakpoint Control Registers

The DBGBCR[n] holds control information for a breakpoint. Each DBGBVR is associated with a DBGBCR to form a Breakpoint Register Pair (BRP). DBGBVR[n] is associated with DBGBCR[n] to form BRP[n]. The range of n for DBGBCR[n] is 0 to 5.

Bit field descriptions

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-24</td>
<td>RES0, Reserved.</td>
</tr>
<tr>
<td>23-20</td>
<td>BT, Breakpoint Type</td>
</tr>
</tbody>
</table>

RES0, [31:24]

RES0: Reserved.

BT, [23:20]

Breakpoint Type. This field controls the behavior of Breakpoint debug event generation. This includes the meaning of the value held in the associated DBGBVR[n], indicating whether it is an instruction address match or mismatch or a Context match. It also controls whether the breakpoint is linked to another breakpoint. The possible values are:

- 0b0000 Unlinked instruction address match.
- 0b0001 Linked instruction address match.
- 0b0010 Unlinked Context ID match.
- 0b0011 Linked Context ID match.
- 0b0100 Unlinked instruction address mismatch.
- 0b0101 Linked instruction address mismatch.
- 0b1000 Unlinked VMID match.
- 0b1001 Linked VMID match.
- 0b1010 Unlinked VMID + Context ID match.
- 0b1011 Linked VMID + Context ID match.

All other values are reserved.

The field break down is:

- BT[3:1]: Base type. If the breakpoint is not context-aware, these bits are RES0. Otherwise, the possible values are:
  - 0b000 Match address. DBGBVR[n] is the address of an instruction.
  - 0b001 Match context ID. DBGBVR[n][31:0] is a context ID.
  - 0b100 Address mismatch. Mismatch address. Behaves as type 0b000 if either:
    - In an AArch64 translation regime.
    - Halting debug-mode is enabled and halting is allowed.

  Otherwise, DBGBVR[n] is the address of an instruction to be stepped.
  - 0b100 Match VMID. DBGBVR[n][7:0] is a VMID.
Match VMID and context ID. DBGBVR\textsubscript{n}[31:0] is a context ID, and DBGBVR\textsubscript{n}[7:0] is a VMID.

- BT[0]: Enable linking.

**LBN, [19:16]**

Linked breakpoint number. For Linked address matching breakpoints, this specifies the index of the Context-matching breakpoint linked to.

**SSC, [15:14]**

Security State Control. Determines the security states that a breakpoint debug event for breakpoint \textit{n} is generated.

This field must be interpreted with the \textit{Higher Mode Control} (HMC), and \textit{Privileged Mode Control} (PMC), fields to determine the mode and security states that can be tested.

See the \textit{Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile} for possible values of the fields.

**HMC, [13]**

Hyp Mode Control bit. Determines the debug perspective for deciding when a breakpoint debug event for breakpoint \textit{n} is generated.

This bit must be interpreted with the SSC and PMC fields to determine the mode and security states that can be tested.

See the \textit{Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile} for possible values of the fields.

**RES0, [12:9]**

Reserved.

**BAS, [8:5]**

Byte Address Select. Defines which half-words a regular breakpoint matches, regardless of the instruction set and execution state. A debugger must program this field as follows:

\begin{itemize}
  \item $0x3$ Match the T32 instruction at DBGBVR\textsubscript{n}.
  \item $0xC$ Match the T32 instruction at DBGBVR\textsubscript{n}+2.
  \item $0xF$ Match the A64 or A32 instruction at DBGBVR\textsubscript{n}, or context match.
\end{itemize}

All other values are reserved.


See the \textit{Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile} for more information on how the BAS field is interpreted by hardware.

**RES0, [4:3]**

Reserved.
PMC, [2:1]

Privileged Mode Control. Determines the exception level or levels that a breakpoint debug event for breakpoint \( n \) is generated.

This field must be interpreted with the SSC and HMC fields to determine the mode and security states that can be tested.

See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for possible values of the fields.

Bits[2:1] have no effect for accesses made in Hyp mode.

E, [0]

Enable breakpoint. This bit enables the BRP:

0    BRP disabled.
1    BRP enabled.

A BRP never generates a breakpoint debug event when it is disabled.

The value of DBGBCR\( n \).E is *UNKNOWN* on reset. A debugger must ensure that DBGBCR\( n \).E has a defined value before it enables debug.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
D1.3 DBGDEVID, Debug Device ID Register

The DBGDEVID specifies the version of the Debug architecture implemented and some features of the debug implementation.

### Bit field descriptions

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-28</td>
<td>CIDMask</td>
</tr>
<tr>
<td>27-24</td>
<td>AuxRegs</td>
</tr>
<tr>
<td>23-20</td>
<td>DoubleLock</td>
</tr>
<tr>
<td>19-16</td>
<td>VirtExtns</td>
</tr>
<tr>
<td>15-12</td>
<td>VectorCatch</td>
</tr>
<tr>
<td>11-8</td>
<td>BPAddrMask</td>
</tr>
<tr>
<td>7-4</td>
<td>WPAddrMask</td>
</tr>
</tbody>
</table>

**CIDMask, [31:28]**

Specifies the level of support for the Context ID matching breakpoint masking capability. This value is:

- $0x0$: Context ID masking is not implemented.

**AuxRegs, [27:24]**

Specifies support for the Debug External Auxiliary Control Register. This value is:

- $0x0$: None supported.

**DoubleLock, [23:20]**

Specifies support for the Debug OS Double Lock Register. This value is:

- $0x1$: The core supports Debug OS Double Lock Register.

**VirtExtns, [19:16]**

Specifies whether EL2 is implemented. This value is:

- $0x1$: The core implements EL2.

**VectorCatch, [15:12]**

Defines the form of the vector catch event implemented. This value is:

- $0x0$: The core implements address matching form of vector catch.

**BPAddrMask, [11:8]**

Indicates the level of support for the Immediate Virtual Address (IVA) matching breakpoint masking capability. This value is:

- $0xF$: Breakpoint address masking not implemented. DBGBCRn[28:24] are RES0.

**WPAddrMask, [7:4]**

Indicates the level of support for the DVA matching watchpoint masking capability. This value is:

- $0x1$: Watchpoint address mask implemented.

---

---
[3:0]

Reserved, RES0.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
D1.4 DBGDEVID1, Debug Device ID Register 1

The DBGDEVID1 adds to the information given by the DBGDIDR by describing other features of the debug implementation.

Bit field descriptions

RES0, [31:0]

RES0  Reserved.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
D1.5 DBGDIDR, Debug ID Register

The DBGDIDR specifies the version of the Debug architecture that is implemented and some features of the debug implementation.

Bit field descriptions

![Figure D1-4 DBGDIDR bit assignments](image)

**WRPs, [31:28]**

The number of Watchpoint Register Pairs (WRPs) implemented. The number of implemented WRPs is one more than the value of this field. The value is:

0x3 The core implements 4 WRPs.

This field has the same value as ID_AA64DFR0_EL1.WRPs.

**BRPs, [27:24]**

The number of Breakpoint Register Pairs (BRPs) implemented. The number of implemented BRPs is one more than the value of this field. The value is:

0x5 The core implements 6 BRPs.

This field has the same value as ID_AA64DFR0_EL1.BRPs.

**CTX_CMPs, [23:20]**

The number of BRPs that can be used for Context matching. This is one more than the value of this field. The value is:

0x1 The core implements two Context matching breakpoints, breakpoints 4 and 5.

This field has the same value as ID_AA64DFR0_EL1.CTX_CMPs.

**Version, [19:16]**

The Debug architecture version.

0x8 The core implements Armv8-A Debug architecture.

**DEVID_imp, [15]**

RAO Reserved.

**nSUHD_imp, [14]**

Secure User Halting Debug not implemented bit. The value is:

1 The core does not implement Secure User Halting Debug.

**PCSR_imp, [13]**

RAZ Reserved.

**SE, [12]**
EL3 implemented. The value is:

1 The cluster implements EL3.

RES0, [11:0]

RES0 Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® Architecture Reference Manual *Armv8, for Armv8-A architecture profile.*
D1.6 DBGWCR, Debug Watchpoint Control Registers

The DBGWCR\(n\) holds control information for a watchpoint. Each DBGWCR is associated with a DBGWVR\_EL1 to form a Watchpoint Register Pair (WRP). DBGWCR\(n\) is associated with DBGWVR\(n\)\_EL1 to form WRP\(n\). The range of \(n\) for DBGBCR\(n\) is 0 to 3.

Bit field descriptions

![Figure D1-5 DBGWCR](image-url)

**RES0, [31:29]**

RES0 Reserved.

**MASK, [28:24]**

Address mask. Only objects up to 2GB can be watched using a single mask.

- `0b0000`: No mask.
- `0b0001`: Reserved.
- `0b0010`: Reserved.
- Other values mask the corresponding number of address bits, from `0b00011` masking 3 address bits (`0x00000007` mask for address) to `0b11111` masking 31 address bits (`0x7FFFFFFF` mask for address).

**RES0, [23:21]**

RES0 Reserved.

**WT, [20]**

Watchpoint type. Possible values are:

- `0`: Unlinked data address match.
- `1`: Linked data address match.

On Cold reset, the field reset value is architecturally **UNKNOWN**.

**LBN, [19:16]**

Linked breakpoint number. For Linked data address watchpoints, this specifies the index of the Context-matching breakpoint linked to.

On Cold reset, the field reset value is architecturally **UNKNOWN**.

**SSC, [15:14]**

Security state control. Determines the Security states under which a watchpoint debug event for watchpoint \(n\) is generated. This field must be interpreted along with the HMC and PAC fields.

On Cold reset, the field reset value is architecturally **UNKNOWN**.
HMC, [13]
Higher mode control. Determines the debug perspective for deciding when a watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and PAC fields.

On Cold reset, the field reset value is architecturally **UNKNOWN**.

BAS, [12:5]
Byte address select. Each bit of this field selects whether a byte from within the word or double-word addressed by DBGWVRn is being watched. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for more information.

LSC, [4:3]
Load/store access control. This field enables watchpoint matching on the type of access being made. The possible values are:

- **0b01**: Match instructions that load from a watchpointed address.
- **0b10**: Match instructions that store to a watchpointed address.
- **0b11**: Match instructions that load from or store to a watchpointed address.

All other values are reserved, but must behave as if the watchpoint is disabled. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.

**IGNORED** if E is 0.

On Cold reset, the field reset value is architecturally **UNKNOWN**.

PAC, [2:1]
Privilege of access control. Determines the exception level or levels at which a watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and HMC fields.

On Cold reset, the field reset value is architecturally **UNKNOWN**.

E, [0]
Enable watchpoint n. Possible values are:

- **0**: Watchpoint disabled.
- **1**: Watchpoint enabled.

On Cold reset, the field reset value is architecturally **UNKNOWN**.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*. 
Chapter D2
AArch64 debug registers

This chapter describes the debug registers in the AArch64 Execution state and shows examples of how to use them.

It contains the following sections:

• D2.1 AArch64 debug register summary on page D2-612.
• D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614.
• D2.3 DBGCLAIMSET_EL1, Debug Claim Tag Set Register, EL1 on page D2-617.
• D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618.
• D2.5 MDSCR_EL1, Monitor Debug System Control Register, EL1 on page D2-620.
D2.1 AArch64 debug register summary

This section summarizes the debug control registers that are accessible in the AArch64 Execution state.

These registers, listed in the following table, are accessed by the \texttt{MRS} and \texttt{MSR} instructions in the order of \texttt{Op0, CRn, Op1, CRm, Op2}.

See \textit{D.3.1 Memory-mapped debug register summary} on page D3-624 for a complete list of registers accessible from the external debug interface. The 64-bit registers cover two addresses on the external memory interface. For those registers not described in this chapter, see the \textit{Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile}.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OSDTRRX_EL1</td>
<td>RW</td>
<td>0x00000000</td>
<td>32</td>
<td>Debug Data Transfer Register, Receive, External View</td>
</tr>
<tr>
<td>DBGVR0_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Breakpoint Value Register 0</td>
</tr>
<tr>
<td>DBGBCR0_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td>\textit{D2.2 DBGCRn_EL1, Debug Breakpoint Control Registers, EL1} on page D2-614</td>
</tr>
<tr>
<td>DBGWVR0_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Watchpoint Value Register 0</td>
</tr>
<tr>
<td>DBGWCR0_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td>\textit{D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1} on page D2-618</td>
</tr>
<tr>
<td>DBGVR1_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Breakpoint Value Register 1</td>
</tr>
<tr>
<td>DBGBCR1_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td>\textit{D2.2 DBGCRn_EL1, Debug Breakpoint Control Registers, EL1} on page D2-614</td>
</tr>
<tr>
<td>DBGWVR1_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Watchpoint Value Register 1</td>
</tr>
<tr>
<td>DBGWCR1_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td>\textit{D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1} on page D2-618</td>
</tr>
<tr>
<td>MDCCINT_EL1</td>
<td>RW</td>
<td>0x00000000</td>
<td>32</td>
<td>Monitor Debug Comms Channel Interrupt Enable Register</td>
</tr>
<tr>
<td>MDSCR_EL1</td>
<td>RW</td>
<td>-</td>
<td>32</td>
<td>\textit{D2.5 MDSCR_EL1, Monitor Debug System Control Register, EL1} on page D2-620</td>
</tr>
<tr>
<td>DBGVR2_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Breakpoint Value Register 2</td>
</tr>
<tr>
<td>DBGBCR2_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td>\textit{D2.2 DBGCRn_EL1, Debug Breakpoint Control Registers, EL1} on page D2-614</td>
</tr>
<tr>
<td>DBGWVR2_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Watchpoint Value Register 2</td>
</tr>
<tr>
<td>DBGWCR2_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td>\textit{D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1} on page D2-618</td>
</tr>
<tr>
<td>OSDTRTX_EL1</td>
<td>RW</td>
<td>-</td>
<td>32</td>
<td>Debug Data Transfer Register, Transmit, External View</td>
</tr>
<tr>
<td>DBGVR3_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Breakpoint Value Register 3</td>
</tr>
<tr>
<td>DBGBCR3_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td>\textit{D2.2 DBGCRn_EL1, Debug Breakpoint Control Registers, EL1} on page D2-614</td>
</tr>
<tr>
<td>DBGWVR3_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Watchpoint Value Register 3</td>
</tr>
<tr>
<td>DBGWCR3_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td>\textit{D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1} on page D2-618</td>
</tr>
<tr>
<td>DBGVR4_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Breakpoint Value Register 4</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Width</td>
<td>Description</td>
</tr>
<tr>
<td>---------------</td>
<td>------</td>
<td>-------------</td>
<td>-------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>DBGBCR4_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td><em>D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1</em> on page D2-614</td>
</tr>
<tr>
<td>DBGVR5_EL1</td>
<td>RW</td>
<td>-</td>
<td>64</td>
<td>Debug Breakpoint Value Register 5</td>
</tr>
<tr>
<td>DBGBCR5_EL1</td>
<td>RW</td>
<td>UNK</td>
<td>32</td>
<td><em>D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1</em> on page D2-614</td>
</tr>
<tr>
<td>OSECCR_EL1</td>
<td>RW</td>
<td>0x00000000</td>
<td>32</td>
<td>Debug OS Lock Exception Catch Register</td>
</tr>
<tr>
<td>MDCCSR_EL0</td>
<td>RO</td>
<td>0x00000000</td>
<td>32</td>
<td>Monitor Debug Comms Channel Status Register</td>
</tr>
<tr>
<td>DBGDTR_EL0</td>
<td>RW</td>
<td>0x00000000</td>
<td>64</td>
<td>Debug Data Transfer Register, half-duplex</td>
</tr>
<tr>
<td>DBGDTTRX_EL0</td>
<td>WO</td>
<td>0x00000000</td>
<td>32</td>
<td>Debug Data Transfer Register, Transmit, Internal View</td>
</tr>
<tr>
<td>DBGDTRRX_EL0</td>
<td>RO</td>
<td>0x00000000</td>
<td>32</td>
<td>Debug Data Transfer Register, Receive, Internal View</td>
</tr>
<tr>
<td>DBGVCR32_EL2</td>
<td>RW</td>
<td>-</td>
<td>32</td>
<td>Debug Vector Catch Register</td>
</tr>
<tr>
<td>MDRAR_EL1</td>
<td>RO</td>
<td>-</td>
<td>64</td>
<td>Debug ROM Address Register. This register is reserved, RES0</td>
</tr>
<tr>
<td>OSLAR_EL1</td>
<td>WO</td>
<td>-</td>
<td>32</td>
<td>Debug OS Lock Access Register</td>
</tr>
<tr>
<td>OSLSR_EL1</td>
<td>RO</td>
<td>0x0000000A</td>
<td>32</td>
<td>Debug OS Lock Status Register</td>
</tr>
<tr>
<td>OSDLR_EL1</td>
<td>RW</td>
<td>0x00000000</td>
<td>32</td>
<td>Debug OS Double Lock Register</td>
</tr>
<tr>
<td>DBGPRCR_EL1</td>
<td>RW</td>
<td>-</td>
<td>32</td>
<td>Debug Power/Reset Control Register</td>
</tr>
<tr>
<td>DBGCLAIMSET_EL1</td>
<td>RW</td>
<td>0x000000FF</td>
<td>32</td>
<td><em>D2.3 DBGCLAIMSET_EL1, Debug Claim Tag Set Register, EL1</em> on page D2-617</td>
</tr>
<tr>
<td>DBGCLAIMCLR_EL1</td>
<td>RW</td>
<td>0x00000000</td>
<td>32</td>
<td>Debug Claim Tag Clear Register</td>
</tr>
<tr>
<td>DBGAUTHSTATUS_EL1</td>
<td>RO</td>
<td>0x000000AA</td>
<td>32</td>
<td>Debug Authentication Status Register</td>
</tr>
</tbody>
</table>
D2.2 DBGCRn_EL1, Debug Breakpoint Control Registers, EL1

The DBGCRn_EL1 holds control information for a breakpoint. Each DBGVR_EL1 is associated with a DBGCR_EL1 to form a **Breakpoint Register Pair** (BRP). DBGVRn_EL1 is associated with DBGCRn_EL1 to form BRPn. The range of \( n \) for DBGCRn_EL1 is 0 to 5.

**Bit field descriptions**

The DBGCRn_EL1 registers are 32-bit registers.

```
<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>9</th>
<th>8</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>BT</td>
<td>LBN</td>
<td>SSC</td>
<td>BAS</td>
<td>E</td>
<td>HMC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Figure D2-1 DBGCRn_EL1 bit assignments

**RES0, [31:24]**

RES0 Reserved.

**BT, [23:20]**

Breakpoint Type. This field controls the behavior of Breakpoint debug event generation. This includes the meaning of the value held in the associated DBGVRn_EL1, indicating whether it is an instruction address match or mismatch, or a Context match. It also controls whether the breakpoint is linked to another breakpoint. The possible values are:

- **0b0000** Unlinked instruction address match.
- **0b0001** Linked instruction address match.
- **0b0010** Unlinked Context ID match.
- **0b0011** Linked Context ID match.
- **0b0100** Unlinked instruction address mismatch.
- **0b0101** Linked instruction address mismatch.
- **0b0110** Unlinked CONTEXTIDR_EL1 match.
- **0b0111** Linked CONTEXTIDR_EL1 match.
- **0b1000** Unlinked VMID match.
- **0b1001** Linked VMID match.
- **0b1010** Unlinked VMID + Context ID match.
- **0b1011** Linked VMID + Context ID match.
- **0b1100** Unlinked CONTEXTIDR_EL2 match.
- **0b1101** Linked CONTEXTIDR_EL2 match.
- **0b1110** Unlinked Full Context ID match.
- **0b1111** Linked Full Context ID match.

The field break down is:

- **BT[3:1]**: Base type. If the breakpoint is not context-aware, these bits are \( \text{RES0} \). Otherwise, the possible values are:

  - **0b000** Match address. DBGVRn_EL1 is the address of an instruction.
  - **0b001** Match context ID. DBGVRn_EL1[31:0] is a context ID.
0b010  Address mismatch. Mismatch address. Behaves as type 0b000 if either:
— In an AArch64 translation regime.
— Halting debug-mode is enabled and halting is allowed.

Otherwise, DBGBVRn_EL1 is the address of an instruction to be stepped.

0b011  Match CONTEXTIDR_EL1. DBGBVRn_EL1[31:0] is a context ID.

0b100  Match VMID. DBGBVRn_EL1[47:32] is a VMID.

0b101  Match VMID and CONTEXTIDR_EL1. DBGBVRn_EL1[31:0] is a context ID, and DBGBVRn_EL1[47:32] is a VMID.

0b110  Match CONTEXTIDR_EL2. DBGBVRn_EL1[63:32] is a context ID.

0b111  Match CONTEXTIDR_EL1 and CONTEXTIDR_EL2. DBGBVRn_EL1[31:0] and DBGBVRn_EL1[63:32] are Context IDs.

• BT[0]: Enable linking.

LBN, [19:16]
Linked breakpoint number. For Linked address matching breakpoints, this specifies the index of the Context-matching breakpoint linked to.

SSC, [15:14]
Security State Control. Determines the Security states under which a Breakpoint debug event for breakpoint n is generated.

This field must be interpreted with the Higher Mode Control (HMC), and Privileged Mode Control (PMC), fields to determine the mode and security states that can be tested.

See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for possible values of the HMC and PMC fields.

HMC, [13]
Hyp Mode Control bit. Determines the debug perspective for deciding when a breakpoint debug event for breakpoint n is generated.

This bit must be interpreted with the SSC and PMC fields to determine the mode and security states that can be tested.

See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for possible values of the SSC and PMC fields.

RES0, [12:9]
RES0 Reserved.

BAS, [8:5]
Byte Address Select. Defines which half-words a regular breakpoint matches, regardless of the instruction set and execution state. A debugger must program this field as follows:

0x3  Match the T32 instruction at DBGBVRn_EL1.

0xC  Match the T32 instruction at DBGBVRn+2_EL1.

0xF  Match the A64 or A32 instruction at DBGBVRn_EL1, or context match.

All other values are reserved.


See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information on how the BAS field is interpreted by hardware.

RES0, [4:3]
**PMC, [2:1]**

Privileged Mode Control. Determines the Exception level or levels that a breakpoint debug event for breakpoint $n$ is generated.

This field must be interpreted with the SSC and HMC fields to determine the mode and security states that can be tested.

See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile* for possible values of the SSC and HMC fields.

Bits[2:1] have no effect for accesses made in Hyp mode.

**E, [0]**

Enable breakpoint. This bit enables the BRP:

- $0$  BRP disabled.
- $1$  BRP enabled.

A BRP never generates a breakpoint debug event when it is disabled.

The value of DBGBCR$_{n\_E1\_E}$ is *UNKNOWN* on reset. A debugger must ensure that DBGBCR$_{n\_E1\_E}$ has a defined value before it enables debug.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.
D2.3 DBGCLAIMSET_EL1, Debug Claim Tag Set Register, EL1

The DBGCLAIMSET_EL1 is used by software to set CLAIM bits to 1.

Bit field descriptions

The DBGCLAIMSET_EL1 is a 32-bit register.

RES0, [31:8]

RES0 Reserved.

CLAIM, [7:0]

Claim set bits.

Writing a 1 to one of these bits sets the corresponding CLAIM bit to 1. This is an indirect write to the CLAIM bits.

A single write operation can set multiple bits to 1. Writing 0 to one of these bits has no effect.

Bit fields and details not provided in this description are architecturally defined. See the Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.
D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1

The DBGWCRn_EL1 holds control information for a watchpoint. Each DBGWCR_EL1 is associated with a DBGWVR_EL1 to form a Watchpoint Register Pair (WRP). DBGWCRn_EL1 is associated with DBGWVRn_EL1 to form WRPn. The range of n for DBGBCRn_EL1 is 0 to 3.

Bit field descriptions

The DBGWCRn_EL1 registers are 32-bit registers.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:29</td>
<td>RES0</td>
<td>Reserved</td>
</tr>
<tr>
<td>28:24</td>
<td>MASK</td>
<td>Address mask</td>
</tr>
<tr>
<td>23:21</td>
<td>LBN, SSC</td>
<td>Linked breakpoint number</td>
</tr>
<tr>
<td>19:16</td>
<td>BAS, LSC, PAC</td>
<td>Security states</td>
</tr>
<tr>
<td>15:14</td>
<td>HMC</td>
<td>Context-matching breakpoint</td>
</tr>
<tr>
<td>12</td>
<td>WT</td>
<td>Watchpoint type</td>
</tr>
<tr>
<td>5:0</td>
<td>E</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

RES0, [31:29]

RES0 Reserved.

MASK, [28:24]

Address mask. Only objects up to 2GB can be watched using a single mask.

00000 No mask.
00001 Reserved.
00010 Reserved.

Other values mask the corresponding number of address bits, from 0b00011 masking 3 address bits (0x00000007 mask for address) to 0b11111 masking 31 address bits (0x7FFFFFFF mask for address).

RES0, [23:21]

RES0 Reserved.

WT, [20]

Watchpoint type. Possible values are:

0 Unlinked data address match.
1 Linked data address match.

On Cold reset, the field reset value is architecturally UNKNOWN.

LBN, [19:16]

Linked breakpoint number. For Linked data address watchpoints, this specifies the index of the Context-matching breakpoint linked to.

On Cold reset, the field reset value is architecturally UNKNOWN.

SSC, [15:14]

Security state control. Determines the Security states under which a watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the HMC and PAC fields.

On Cold reset, the field reset value is architecturally UNKNOWN.
HMC, [13]

Higher mode control. Determines the debug perspective for deciding when a watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and PAC fields.

On Cold reset, the field reset value is architecturally UNKNOWN.

BAS, [12:5]

Byte address select. Each bit of this field selects whether a byte from within the word or double-word addressed by DBGWVRn_EL1 is being watched. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.

LSC, [4:3]

Load/store access control. This field enables watchpoint matching on the type of access being made. The possible values are:

- 01 Match instructions that load from a watchpoint address.
- 10 Match instructions that store to a watchpoint address.
- 11 Match instructions that load from or store to a watchpoint address.

All other values are reserved, but must behave as if the watchpoint is disabled. Software must not rely on this property because the behavior of reserved values might change in a future revision of the architecture.

IGNORED if E is 0.

On Cold reset, the field reset value is architecturally UNKNOWN.

PAC, [2:1]

Privilege of access control. Determines the Exception level or levels at which a watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and HMC fields.

On Cold reset, the field reset value is architecturally UNKNOWN.

E, [0]

Enable watchpoint n. Possible values are:

- 0 Watchpoint disabled.
- 1 Watchpoint enabled.

On Cold reset, the field reset value is architecturally UNKNOWN.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
D2.5 MDSCR_EL1, Monitor Debug System Control Register, EL1

The MDSCR_EL1 main control register for the debug implementation.

**Bit field descriptions**

MDSCR_EL1 is a 32-bit register, and is part of the Debug registers functional group.

![MDSCR_EL1 bit assignments](image)

**RES0, [31]**
RES0 Reserved.

**RXfull, [30]**
Used for save/restore of EDSCR.RXfull
- When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
- When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW.

**TXfull, [29]**
Used for save/restore of EDSCR.RXfull
- When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.
- When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW.

**RES0, [28]**
RES0 Reserved.

**RXO, [27]**
Used for save/restore of EDSCR.RXO.
- When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO. Software must treat it as UNKNOWN and use an SBZP policy for writes.
- When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW.

**TXU, [26]**
Used for save/restore of EDSCR.TXU.
- When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO. Software must treat it as UNKNOWN and use an SBZP policy for writes.
- When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW.
INTdis, [23:22]

- Used for save/restore of EDSCR.INTdis.
  - When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO. Software must treat it as UNKNOWN and use an SBZP policy for writes.
  - When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW.

TDA, [21]

- Used for save/restore of EDSCR.TDA.
  - When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO. Software must treat it as UNKNOWN and use an SBZP policy for writes.
  - When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW.

RES0, [20:19]

- Reserved.

RAZ/WI, [18:16]

- Reserved, RAZ/WI. Hardware must implement this as RAZ/WI. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.

MDE, [15]

  0  Breakpoint, Watchpoint, and Vector catch debug exceptions disabled.
  1  Breakpoint, Watchpoint, and Vector catch debug exceptions enabled.

- When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN on Warm reset.

HDE, [14]

- Used for save/restore of EDSCR.HDE.
  - When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO. Software must treat it as UNKNOWN and use an SBZP policy for writes.
  - When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW.

KDE, [13]

- Local (kernel) debug enable. If EL_D is using AArch64, enable Software debug events within EL_D. Permitted values are:
  0  Software debug events, other than Software breakpoint instructions, disabled within EL_D.
  1  Software debug events enabled within EL_D.

- RES0 if EL_D is using AArch32.

- When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN on Warm reset.

TDCC, [12]

- Traps EL0 accesses to the DCC registers to EL1, from both Execution states:
  0  EL0 using AArch64:
    - EL0 accesses to the MDCCSR_EL0, DBGDTR_EL0, DBGDTRTX_EL0, and DBGDTRRX_EL0 registers are not trapped to EL1.
  1  EL0 using AArch32:
    - EL0 accesses to the DBGDSCRint, DBGDTRRXint, DBGDTRTXint, DBGDIDR, DBGDSAR, and DBGDRAR registers are not trapped to EL1.
EL0 using AArch64:

- EL0 accesses to the MDCCSR_EL0, DBGDTR_EL0, DBGDTRTX_EL0, and DBGDTRRX_EL0 registers are trapped to EL1.

EL0 using AArch32:

- EL0 accesses to the DBGDSCRint, DBGDTRRXint, DBGDTRTXint, DBGDIDR, DBGDSAR, and DBGDRAR registers are trapped to EL1.

All accesses to these AArch32 registers are trapped, including LDC and STC accesses to DBGDTRTXint and DBGDTRRXint, and MRRC accesses to DBGDSAR and DBGDRAR.

Traps of AArch32 PL0 accesses to the DBGDTRRXint and DBGDTRTXint are IGNORED in Debug state.

When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN on Warm reset.

RES0, [11:7]

RES0 Reserved.

ERR, [6]

Used for save/restore of EDSCR.ERR.

- When OSLSR_EL1.OSLK == 0 (the OS lock is unlocked), this bit is RO. Software must treat it as UNKNOWN and use an SBZP policy for writes.
- When OSLSR_EL1.OSLK == 1 (the OS lock is locked), this bit is RW.

RES0, [5:1]

RES0 Reserved.

SS, [0]

Software step control bit. If EL_D is using AArch64, enable Software step. Permitted values are:

0 Software step is disabled.

1 Software step is enabled.

RES0 if EL_D is using AArch32.

When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN on Warm reset.

Configurations

AArch64 System register MDSCR_EL1 is architecturally mapped to AArch32 System register DBGDSCRExt. See Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch64. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
Chapter D3
Memory-mapped debug registers

This chapter describes the memory-mapped debug registers and shows examples of how to use them.

It contains the following sections:

- D3.1 Memory-mapped debug register summary on page D3-624.
- D3.2 EDCIDR0, External Debug Component Identification Register 0 on page D3-628.
- D3.3 EDCIDR1, External Debug Component Identification Register 1 on page D3-629.
- D3.4 EDCIDR2, External Debug Component Identification Register 2 on page D3-630.
- D3.5 EDCIDR3, External Debug Component Identification Register 3 on page D3-631.
- D3.6 EDDEVID, External Debug Device ID Register 0 on page D3-632.
- D3.7 EDDEVID1, External Debug Device ID Register 1 on page D3-633.
- D3.8 EDDEVIDR, External Debug Feature Register on page D3-634.
- D3.9 EDITCTRL, External Debug Integration Mode Control Register on page D3-636.
- D3.10 EDPFR, External Debug Processor Feature Register on page D3-637.
- D3.11 EDPIDR0, External Debug Peripheral Identification Register 0 on page D3-639.
- D3.12 EDPIDR1, External Debug Peripheral Identification Register 1 on page D3-640.
- D3.13 EDPIDR2, External Debug Peripheral Identification Register 2 on page D3-641.
- D3.14 EDPIDR3, External Debug Peripheral Identification Register 3 on page D3-642.
- D3.15 EDPIDR4, External Debug Peripheral Identification Register 4 on page D3-643.
- D3.16 EDPIDRn, External Debug Peripheral Identification Registers 5-7 on page D3-644.
- D3.17 EDRCR, External Debug Reserve Control Register on page D3-645.
D3.1 Memory-mapped debug register summary

The following table shows the offset address for the registers that are accessible from the external debug interface.

For those registers not described in this chapter, see the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000-0x01C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x020</td>
<td>EDESR</td>
<td>RW</td>
<td>32</td>
<td>External Debug Event Status Register</td>
</tr>
<tr>
<td>0x024</td>
<td>EDECR</td>
<td>RW</td>
<td>32</td>
<td>External Debug Execution Control Register</td>
</tr>
<tr>
<td>0x028-0x02C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x030</td>
<td>EDWAR[31:0]</td>
<td>RO</td>
<td>64</td>
<td>External Debug Watchpoint Address Register</td>
</tr>
<tr>
<td>0x034</td>
<td>EDWAR[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x038-0x07C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x080</td>
<td>DBGDTRRX_EL0</td>
<td>RW</td>
<td>32</td>
<td>Debug Data Transfer Register, Receive</td>
</tr>
<tr>
<td>0x084</td>
<td>EDITR</td>
<td>WO</td>
<td>32</td>
<td>External Debug Instruction Transfer Register</td>
</tr>
<tr>
<td>0x088</td>
<td>EDSR</td>
<td>RW</td>
<td>32</td>
<td>External Debug Status and Control Register</td>
</tr>
<tr>
<td>0x08C</td>
<td>DBGDTRTX_EL0</td>
<td>WO</td>
<td>32</td>
<td>Debug Data Transfer Register, Transmit</td>
</tr>
<tr>
<td>0x090</td>
<td>EDRCR</td>
<td>WO</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td></td>
<td>D3.17 EDRCR, External Debug Reserve Control Register on page D3-645</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x094</td>
<td>-</td>
<td>RW</td>
<td>32</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x098</td>
<td>EDECCR</td>
<td>RW</td>
<td>32</td>
<td>External Debug Exception Catch Control Register</td>
</tr>
<tr>
<td>0x09C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0A0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0A4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0A8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0AC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0B0-0x2FC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x300</td>
<td>OSLAR_EL1</td>
<td>WO</td>
<td>32</td>
<td>OS Lock Access Register</td>
</tr>
<tr>
<td>0x304-0x30C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x310</td>
<td>EDPRCR</td>
<td>RW</td>
<td>32</td>
<td>External Debug Power/Reset Control Register</td>
</tr>
<tr>
<td>0x314</td>
<td>EDPRSR</td>
<td>RO</td>
<td>32</td>
<td>External Debug Processor Status Register</td>
</tr>
<tr>
<td>0x318-0x3FC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x400</td>
<td>DBGVR0_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Breakpoint Value Register 0</td>
</tr>
<tr>
<td>0x404</td>
<td>DBGVR0_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Non-Confidential
Table D3-1 Memory-mapped debug register summary (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x408</td>
<td>DBGBCR0_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614</td>
</tr>
<tr>
<td>0x40C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x410</td>
<td>DBGVR1_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Breakpoint Value Register 1</td>
</tr>
<tr>
<td>0x414</td>
<td>DBGVR1_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x418</td>
<td>DBGCR1_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614</td>
</tr>
<tr>
<td>0x41C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x420</td>
<td>DBGVR2_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Breakpoint Value Register 2</td>
</tr>
<tr>
<td>0x424</td>
<td>DBGVR2_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x428</td>
<td>DBGCR2_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614</td>
</tr>
<tr>
<td>0x42C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x430</td>
<td>DBGVR3_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Breakpoint Value Register 3</td>
</tr>
<tr>
<td>0x434</td>
<td>DBGVR3_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x438</td>
<td>DBGCR3_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614</td>
</tr>
<tr>
<td>0x43C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x440</td>
<td>DBGVR4_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Breakpoint Value Register 4</td>
</tr>
<tr>
<td>0x444</td>
<td>DBGVR4_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x448</td>
<td>DBGCR4_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614</td>
</tr>
<tr>
<td>0x44C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x450</td>
<td>DBGVR5_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Breakpoint Value Register 5</td>
</tr>
<tr>
<td>0x454</td>
<td>DBGVR5_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x458</td>
<td>DBGCR5_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.2 DBGBCRn_EL1, Debug Breakpoint Control Registers, EL1 on page D2-614</td>
</tr>
<tr>
<td>0x45C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x800</td>
<td>DBGWV0_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Watchpoint Value Register 0</td>
</tr>
<tr>
<td>0x804</td>
<td>DBGWV0_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x808</td>
<td>DBGWCR0_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618</td>
</tr>
<tr>
<td>0x80C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x810</td>
<td>DBGWVR1_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Watchpoint Value Register 1</td>
</tr>
<tr>
<td>0x814</td>
<td>DBGWVR1_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x818</td>
<td>DBGWCR1_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618</td>
</tr>
</tbody>
</table>
### Table D3-1  Memory-mapped debug register summary (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x81C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x820</td>
<td>DBGWVR2_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Watchpoint Value Register 2</td>
</tr>
<tr>
<td>0x824</td>
<td>DBGWVR2_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x828</td>
<td>DBGWCR2_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618</td>
</tr>
<tr>
<td>0x82C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x830</td>
<td>DBGWVR3_EL1[31:0]</td>
<td>RW</td>
<td>64</td>
<td>Debug Watchpoint Value Register 0,</td>
</tr>
<tr>
<td>0x834</td>
<td>DBGWVR3_EL1[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x838</td>
<td>DBGWCR3_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.4 DBGWCRn_EL1, Debug Watchpoint Control Registers, EL1 on page D2-618</td>
</tr>
<tr>
<td>0x83C-0xCFC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xD00</td>
<td>MIDR</td>
<td>RO</td>
<td>32</td>
<td>B2.89 MIDR_EL1, Main ID Register, EL1 on page B2-433</td>
</tr>
<tr>
<td>0xD04-0xD1C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xD20</td>
<td>EDPFR[31:0]</td>
<td>RO</td>
<td>64</td>
<td>B2.63 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1 on page B2-390</td>
</tr>
<tr>
<td>0xD24</td>
<td>EDPFR[63:32]</td>
<td>RO</td>
<td>64</td>
<td>B2.63 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1 on page B2-390</td>
</tr>
<tr>
<td>0xD28</td>
<td>EDDFR[31:0]</td>
<td>RO</td>
<td>64</td>
<td>B2.63 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1 on page B2-390</td>
</tr>
<tr>
<td>0xD2C</td>
<td>EDDFR[63:32]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0xD60-0xEFC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xF00</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xF04-0xF9C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xFA0</td>
<td>DBGCLAIMSET_EL1</td>
<td>RW</td>
<td>32</td>
<td>D2.3 DBGCLAIMSET_EL1, Debug Claim Tag Set Register, EL1 on page D2-617</td>
</tr>
<tr>
<td>0xFA4</td>
<td>DBGCLAIMCLR_EL1</td>
<td>RW</td>
<td>32</td>
<td>Debug Claim Tag Clear Register</td>
</tr>
<tr>
<td>0xFA8</td>
<td>EDDEVAFF0</td>
<td>RO</td>
<td>32</td>
<td>B1.77 MPIDR, Multiprocessor Affinity Register on page B1-248</td>
</tr>
<tr>
<td>0xFAC</td>
<td>EDDEVAFF1</td>
<td>RO</td>
<td>32</td>
<td>External Debug Device Affinity Register 1</td>
</tr>
<tr>
<td>0xFB0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xFB4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xFB8</td>
<td>DBGAUTHSTATUS_EL1</td>
<td>RO</td>
<td>32</td>
<td>Debug Authentication Status Register</td>
</tr>
<tr>
<td>0xFBC</td>
<td>EDDEVARCH</td>
<td>RO</td>
<td>32</td>
<td>External Debug Device Architecture Register</td>
</tr>
<tr>
<td>0xFC0</td>
<td>EDDEVID2</td>
<td>RO</td>
<td>32</td>
<td>External Debug Device ID Register 2, RES0</td>
</tr>
<tr>
<td>0xFC4</td>
<td>EDDEVID1</td>
<td>RO</td>
<td>32</td>
<td>D3.7 EDDEVID1, External Debug Device ID Register 1 on page D3-633</td>
</tr>
<tr>
<td>0xFC8</td>
<td>EDDEVID</td>
<td>RO</td>
<td>32</td>
<td>D3.6 EDDEVID, External Debug Device ID Register 0 on page D3-632</td>
</tr>
<tr>
<td>0xFCC</td>
<td>EDDEVTYPE</td>
<td>RO</td>
<td>32</td>
<td>External Debug Device Type Register</td>
</tr>
</tbody>
</table>

D3 Memory-mapped debug registers
D3.1 Memory-mapped debug register summary
Table D3-1  Memory-mapped debug register summary (continued)

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFD0</td>
<td>EDPIDR4</td>
<td>RO</td>
<td>32</td>
<td>D3.15 EDPIDR4, External Debug Peripheral Identification Register 4 on page D3-643</td>
</tr>
<tr>
<td>0xFD4-0xFD8</td>
<td>EDPIDR5-7</td>
<td>RO</td>
<td>32</td>
<td>D3.16 EDPIDRn, External Debug Peripheral Identification Registers 5-7 on page D3-644</td>
</tr>
<tr>
<td>0xFE0</td>
<td>EDPIDR0</td>
<td>RO</td>
<td>32</td>
<td>D3.11 EDPIDR0, External Debug Peripheral Identification Register 0 on page D3-639</td>
</tr>
<tr>
<td>0xFE4</td>
<td>EDPIDR1</td>
<td>RO</td>
<td>32</td>
<td>D3.12 EDPIDR1, External Debug Peripheral Identification Register 1 on page D3-640</td>
</tr>
<tr>
<td>0xFE8</td>
<td>EDPIDR2</td>
<td>RO</td>
<td>32</td>
<td>D3.13 EDPIDR2, External Debug Peripheral Identification Register 2 on page D3-641</td>
</tr>
<tr>
<td>0xFEC</td>
<td>EDPIDR3</td>
<td>RO</td>
<td>32</td>
<td>D3.14 EDPIDR3, External Debug Peripheral Identification Register 3 on page D3-642</td>
</tr>
<tr>
<td>0xFF0</td>
<td>EDCIDR0</td>
<td>RO</td>
<td>32</td>
<td>D3.2 EDCIDR0, External Debug Component Identification Register 0 on page D3-628</td>
</tr>
<tr>
<td>0xFF4</td>
<td>EDCIDR1</td>
<td>RO</td>
<td>32</td>
<td>D3.3 EDCIDR1, External Debug Component Identification Register 1 on page D3-629</td>
</tr>
<tr>
<td>0xFF8</td>
<td>EDCIDR2</td>
<td>RO</td>
<td>32</td>
<td>D3.4 EDCIDR2, External Debug Component Identification Register 2 on page D3-630</td>
</tr>
<tr>
<td>0xFFF</td>
<td>EDCIDR3</td>
<td>RO</td>
<td>32</td>
<td>D3.5 EDCIDR3, External Debug Component Identification Register 3 on page D3-631</td>
</tr>
</tbody>
</table>
D3.2 EDCIDR0, External Debug Component Identification Register 0

The EDCIDR0 provides information to identify an external debug component.

**Bit field descriptions**

The EDCIDR0 is a 32-bit register.

![Figure D3-1 EDCIDR0 bit assignments](image)

RES0, [31:8]

RES0 Reserved.

PRMBL_0, [7:0]

0x0D Preamble byte 0.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDCIDR0 can be accessed through the external debug interface, offset 0xFF0.
D3.3 EDCIDR1, External Debug Component Identification Register 1

The EDCIDR1 provides information to identify an external debug component.

**Bit field descriptions**

The EDCIDR1 is a 32-bit register.

![Figure D3-2 EDCIDR1 bit assignments](image)

**RES0, [31:8]**

RES0 Reserved.

**CLASS, [7:4]**

0x9 Debug component.

**PRMBL_1, [3:0]**

0x0 Preamble.

Bit fields and details not provided in this description are architecturally defined. See the Arm* Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The EDCIDR1 can be accessed through the external debug interface, offset 0xFF4.
D3.4 EDCIDR2, External Debug Component Identification Register 2

The EDCIDR2 provides information to identify an external debug component.

**Bit field descriptions**

The EDCIDR2 is a 32-bit register.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRMBL_2</td>
<td>Preamble byte 2.</td>
</tr>
<tr>
<td>RES0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

![Figure D3-3 EDCIDR2 bit assignments](image)

RES0, [31:8]

RES0  Reserved.

PRMBL_2, [7:0]

0x05  Preamble byte 2.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDCIDR2 can be accessed through the external debug interface, offset 0xFF8.
D3.5 EDCIDR3, External Debug Component Identification Register 3

The EDCIDR3 provides information to identify an external debug component.

**Bit field descriptions**

The EDCIDR3 is a 32-bit register.

![EDCIDR3 Bit Assignments](image)

**RES0, [31:8]**

RES0 Reserved.

**PRMBL_3, [7:0]**

0xB1 Preamble byte 3.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDCIDR3 can be accessed through the external debug interface, offset 0xFFF0.
D3.6 EDDEVID, External Debug Device ID Register 0

The EDDEVID provides extra information for external debuggers about features of the debug implementation.

**Bit field descriptions**

The EDDEVID is a 32-bit register.

![Figure D3-5 EDDEVID bit assignments](image)

- **RES0, [31:28]**
  - **RES0** Reserved.

- **AuxRegs, [27:24]**
  - Indicates support for Auxiliary registers:
    - 0x0 None supported.

- **RES0, [23:0]**
  - **RES0** Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDDEVID can be accessed through the external debug interface, offset 0xFC8.
D3.7 EDDEVID1, External Debug Device ID Register 1

The EDDEVID1 provides extra information for external debuggers about features of the debug implementation.

**Bit field descriptions**

The EDDEVID1 is a 32-bit register.

```
  31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 0
```

RES0

**Figure D3-6 EDDEVID1 bit assignments**

**RES0, [31:0]**

RES0 Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDDEVID1 can be accessed through the external debug interface, offset 0xFC4.
D3.8 EDDFR, External Debug Feature Register

The EDDFR provides top level information about the debug system in AArch64.

Bit field descriptions

The EDDFR is a 64-bit register.

RES0, [63:32]

Reserved.

CTX_CMPs, [31:28]

Number of breakpoints that are context-aware, minus 1. These are the highest numbered breakpoints.

RES0, [27:24]

Reserved.

WRPs, [23:20]

Number of watchpoints, minus 1. The value of 0b0000 is reserved.

RES0, [19:16]

Reserved.

BRPs, [15:12]

Number of breakpoints, minus 1. The value of 0b0000 is reserved.

PMUVer, [11:8]

Performance Monitors extension version. Indicates whether system register interface to Performance Monitors extension is implemented. Defined values are:

0x0000 Performance Monitors extension system registers not implemented.
0x0001 Performance Monitors extension system registers implemented, PMUv3.
0x1111 IMPLEMENTATION DEFINED form of performance monitors supported, PMUv3 not supported.

All other values are reserved.

TraceVer [7:4]

Trace support. Indicates whether system register interface to a trace macrocell is implemented. Defined values are:

0x0000 Trace macrocell system registers not implemented.
0x0001 Trace macrocell system registers implemented.

All other values are reserved.
A value of 0x0000 only indicates that no system register interface to a trace macrocell is implemented. A trace macrocell might nevertheless be implemented without a system register interface.

**UNKNOWN, [3:0]**

UNKNOWN   Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

EDDFR[31:0] can be accessed through the external debug interface, offset 0xD28.

EDDFR[63:32] can be accessed through the external debug interface, offset 0xD2C.
D3.9 EDITCTRL, External Debug Integration Mode Control Register

The EDITCTRL enables the external debug to switch from its default mode into integration mode, where test software can control directly the inputs and outputs of the core, for integration testing or topology detection.

Bit field descriptions

The ESITCTRL is a 32-bit register.

![EDITCTRL bit assignments](image)

Figure D3-8 EDITCTRL bit assignments

[31:1]

RES0 Reserved.

IME, [0]

Integration Mode Enable.

RES0 The device does not revert to an integration mode to enable integration testing or topology detection.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The EDITCTRL can be accessed through the external debug interface, offset 0xF00.
D3.10 EDPFR, External Debug Processor Feature Register

The EDPFR provides additional information about implemented PE features in AArch64.

**Bit field descriptions**

The EDPFR is a 64-bit register.

![EDPFR bit assignments](image)

**RES0, [63:28]**

RES0  Reserved.

**GIC, [27:24]**

System register GIC interface. Defined values are:

- 0x0  No System register interface to the GIC is supported.
- 0x1  System register interface to the GIC CPU interface is supported.

All other values are reserved.

**AdvSIMD, [23:20]**

Advanced SIMD. Defined values are:

- 0x0  Advanced SIMD is implemented.
- 0xF  Advanced SIMD is not implemented.

All other values are reserved.

**FP, [19:16]**

Floating-point. Defined values are:

- 0x0  Floating-point is implemented.
- 0xF  Floating-point is not implemented.

All other values are reserved.

**EL3 handling, [15:12]**

EL3 exception handling:

- 0x2  Instructions can be executed at EL3 in AArch64 or AArch32 state.

**EL2 handling, [11:8]**

EL2 exception handling:

- 0x2  Instructions can be executed at EL2 in AArch64 or AArch32 state.

**EL1 handling, [7:4]**

EL1 exception handling. The possible values are:
0x2  Instructions can be executed at EL1 in AArch64 or AArch32 state.

**EL0 handling, [3:0]**

0x2  Instructions can be executed at EL0 in AArch64 or AArch32 state.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The EDPFR[31:0] can be accessed through the external debug interface, offset 0xD20.

The EDPFR[63:32] can be accessed through the external debug interface, offset 0xD24.
D3.11  **EDPIDR0, External Debug Peripheral Identification Register 0**

The EDPIDR0 provides information to identify an external debug component.

**Bit field descriptions**

The EDPIDR0 is a 32-bit register.

![Figure D3-10 EDPIDR0 bit assignments](image-url)

**RES0, [31:8]**

RES0  Reserved.

**Part_0, [7:0]**

0x05  Least significant byte of the debug part number.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDPIDR0 can be accessed through the external debug interface, offset 0xFE0.
D3.12 EDPIDR1, External Debug Peripheral Identification Register 1

The EDPIDR1 provides information to identify an external debug component.

**Bit field descriptions**

The EDPIDR1 is a 32-bit register.

![Figure D3-11 EDPIDR1 bit assignments](image)

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0[31:8]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>DES_0[7:4]</td>
<td>Arm Limited. This is the least significant nibble of JEP106 ID code.</td>
</tr>
<tr>
<td>Part_1[3:0]</td>
<td>Most significant nibble of the debug part number.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDPIDR1 can be accessed through the external debug interface, offset 0xFE4.
D3.13 EDPIDR2, External Debug Peripheral Identification Register 2

The EDPIDR2 provides information to identify an external debug component.

**Bit field descriptions**

The EDPIDR2 is a 32-bit register.

```
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |  9 |  8 |  7 |  6 |  5 |  4 |  3 |  2 |  1 |  0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | RES |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
```

*Figure D3-12  EDPIDR2 bit assignments*

RES0, [31:8]

RES0  Reserved.

Revision, [7:4]

2  r2p0.

JEDEC, [3]

0b1  RAO. Indicates a JEP106 identity code is used.

DES_1, [2:0]

0b11  Arm Limited. This is the most significant nibble of JEP106 ID code.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The EDPIDR2 can be accessed through the external debug interface, offset 0xFE8.
### D3.14 EDPIDR3, External Debug Peripheral Identification Register 3

The EDPIDR3 provides information to identify an external debug component.

#### Bit field descriptions

The EDPIDR3 is a 32-bit register.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-8</td>
<td>RES0</td>
</tr>
<tr>
<td>7-4</td>
<td>REV AND</td>
</tr>
<tr>
<td>3-0</td>
<td>CMOD</td>
</tr>
</tbody>
</table>

RES0, [31:8]

- **RES0**: Reserved.

REV AND, [7:4]

- **0x0**: Part minor revision.

CMOD, [3:0]

- **0x0**: Customer modified.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDPIDR3 can be accessed through the external debug interface, offset 0xFEC.
D3.15  EDPIDR4, External Debug Peripheral Identification Register 4

The EDPIDR4 provides information to identify an external debug component.

**Bit field descriptions**

The EDPIDR4 is a 32-bit register.

```
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>SIZE</td>
<td>DES_2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**RES0, [31:8]**

RES0  Reserved.

**SIZE, [7:4]**

0x0  Size of the component. $\log_2$ the number of 4KB pages from the start of the component to the end of the component ID registers.

**DES_2, [3:0]**

0x4  Arm Limited This is the least significant nibble JEP106 continuation code.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDPIDR4 can be accessed through the external debug interface, offset 0xFD0.
D3.16 EDPIDRn, External Debug Peripheral Identification Registers 5-7

No information is held in the Peripheral ID5, Peripheral ID6, and Peripheral ID7 Registers. They are reserved for future use and are RES0.
D3.17 EDRCR, External Debug Reserve Control Register

The EDRCR is part of the Debug registers functional group. This register is used to allow imprecise entry to Debug state and clear sticky bits in EDSCR.

Bit field descriptions

The EDRCR is a 32-bit register.

<table>
<thead>
<tr>
<th>Bit位</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 30 29 28</td>
<td>CBRRQ</td>
</tr>
<tr>
<td>27 26 25 24</td>
<td>CSPA</td>
</tr>
<tr>
<td>23 22 21 20</td>
<td>CSE</td>
</tr>
<tr>
<td>19 18 17 16</td>
<td>RES0</td>
</tr>
<tr>
<td>15 14 13 12</td>
<td></td>
</tr>
<tr>
<td>11 10 9 8 7 6 5 4</td>
<td></td>
</tr>
<tr>
<td>3 2 1 0</td>
<td></td>
</tr>
</tbody>
</table>

RES0, [31:5]

RES0 Reserved.

CBRRQ, [4]

Allow imprecise entry to Debug state. The actions on writing to this bit are:

0 No action.
1 Allow imprecise entry to Debug state, for example by canceling pending bus accesses. Setting this bit to 1 allows a debugger to request imprecise entry to Debug state. An External Debug Request debug event must be pending before the debugger sets this bit to 1.

CSPA, [3]

Clear Sticky Pipeline Advance. This bit is used to clear the EDSCR.PipeAdv bit to 0. The actions on writing to this bit are:

0 No action.
1 Clear the EDSCR.PipeAdv bit to 0.

CSE, [2]

Clear Sticky Error. Used to clear the EDSCR cumulative error bits to 0. The actions on writing to this bit are:

0 No action.
1 Clear the EDSCR.\{TXU, RXO, ERR\} bits, and, if the core is in Debug state, the EDSCR.ITO bit, to 0.

RES0, [1:0]

RES0 Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The EDRCR can be accessed through the external debug interface, offset 0x090.
This chapter describes the AArch32 PMU registers and shows examples of how to use them.

It contains the following sections:

• D4.1 AArch32 PMU register summary on page D4-648.
• D4.2 PMCEID0, Performance Monitors Common Event Identification Register 0 on page D4-650.
• D4.3 PMCEID1, Performance Monitors Common Event Identification Register 1 on page D4-654.
• D4.4 PMCR, Performance Monitors Control Register on page D4-657.
D4.1 AArch32 PMU register summary

The PMU counters and their associated control registers are accessible in the AArch32 Execution state from the internal CP15 system register interface with MCR and MRC instructions for 32-bit registers and MCRR and MRRC for 64-bit registers.

The following table gives a summary of the Cortex-A55 PMU registers in the AArch32 Execution state. For those registers not described in this chapter, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

<table>
<thead>
<tr>
<th>CRn</th>
<th>Op1</th>
<th>CRm</th>
<th>Op2</th>
<th>Name</th>
<th>Type</th>
<th>Width</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>0</td>
<td>PMCR</td>
<td>RW</td>
<td>32</td>
<td>0x41453000</td>
<td>D4.4 PMCR, Performance Monitors Control Register on page D4-657</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>1</td>
<td>PMCNTENSET</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Count Enable Set Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>2</td>
<td>PMCNTENCLR</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Count Enable Clear Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>3</td>
<td>PMOVSR</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Overflow Flag Status Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>4</td>
<td>PMSWINC</td>
<td>WO</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Software Increment Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>5</td>
<td>PMSELR</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Counter Selection Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>6</td>
<td>PMCEID0</td>
<td>RO</td>
<td>32</td>
<td></td>
<td>D4.2 PMCEID0, Performance Monitors Common Event Identification Register 0 on page D4-650</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c12</td>
<td>7</td>
<td>PMCEID1</td>
<td>RO</td>
<td>32</td>
<td></td>
<td>D4.3 PMCEID1, Performance Monitors Common Event Identification Register 1 on page D4-654</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>4</td>
<td>PMCEID2</td>
<td>RO</td>
<td>32</td>
<td>UNK</td>
<td>Reserved</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>5</td>
<td>PMCEID3</td>
<td>RO</td>
<td>32</td>
<td>UNK</td>
<td>Reserved</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c13</td>
<td>0</td>
<td>PMCCNTR[31:0]</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Cycle Count Register</td>
</tr>
<tr>
<td>c9</td>
<td>3</td>
<td>c13</td>
<td>0</td>
<td>PMCCNTR[63:0]</td>
<td>RW</td>
<td>64</td>
<td>UNK</td>
<td></td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c13</td>
<td>1</td>
<td>PMXEVTYPER</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Selected Event Type Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c13</td>
<td>2</td>
<td>PMXEVCNTR</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Selected Event Count Register</td>
</tr>
<tr>
<td>CRn</td>
<td>Op1</td>
<td>CRm</td>
<td>Op2</td>
<td>Name</td>
<td>Type</td>
<td>Width</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----------------</td>
<td>------</td>
<td>-------</td>
<td>-------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>0</td>
<td>PMUSERENR</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors User Enable Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>1</td>
<td>PMINTENSET</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Interrupt Enable Set Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>2</td>
<td>PMINTENCLR</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Interrupt Enable Clear Register</td>
</tr>
<tr>
<td>c9</td>
<td>0</td>
<td>c14</td>
<td>3</td>
<td>PMOVSET</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitor Overflow Flag Status Set Register</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c8</td>
<td>0</td>
<td>PMEVCNTR0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitor Event Count Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c8</td>
<td>1</td>
<td>PMEVCNTR1</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitor Event Count Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c8</td>
<td>2</td>
<td>PMEVCNTR2</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitor Event Count Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c8</td>
<td>3</td>
<td>PMEVCNTR3</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitor Event Count Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c8</td>
<td>4</td>
<td>PMEVCNTR4</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitor Event Count Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c8</td>
<td>5</td>
<td>PMEVCNTR5</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitor Event Count Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c12</td>
<td>0</td>
<td>PMEVTYPE0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c12</td>
<td>1</td>
<td>PMEVTYPE1</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c12</td>
<td>2</td>
<td>PMEVTYPE2</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c12</td>
<td>3</td>
<td>PMEVTYPE3</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c12</td>
<td>4</td>
<td>PMEVTYPE4</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c12</td>
<td>5</td>
<td>PMEVTYPE5</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>c14</td>
<td>0</td>
<td>c15</td>
<td>7</td>
<td>PMCCFILTR</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Cycle Count Filter Register</td>
</tr>
</tbody>
</table>
D4.2 PMCEID0, Performance Monitors Common Event Identification Register 0

The PMCEID0 defines which common architectural and common microarchitectural feature events are implemented.

**Bit field descriptions**

![Bit field assignments](image)

**ID[31:0], [31:0]**

Common architectural and microarchitectural feature events that can be counted by the PMU event counters.

The following table shows the PMCEID0 bit assignments with event implemented or not implemented when the associated bit is set to 1 or 0. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information about these events.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
</table>
| [31] | 0x1F         | L1D_CACHE_ALLOCATE          | L1 Data cache allocate:
|      |              |                             | 0  This event is not implemented.                                           |
| [30] | 0x1E         | CHAIN                       | Chain. For odd-numbered counters, counts once for each overflow of the preceding even-numbered counter. For even-numbered counters, does not count:
|      |              |                             | 1  This event is implemented.                                               |
| [29] | 0x1D         | BUS_CYCLES                  | Bus cycle:
|      |              |                             | 1  This event is implemented.                                               |
| [28] | 0x1C         | TTBR_WRITE_RETIRED          | TTBR write, architecturally executed, condition check pass - write to translation table base:
|      |              |                             | 1  This event is implemented.                                               |
| [27] | 0x1B         | INST_SPEC                   | Instruction speculatively executed:
|      |              |                             | 1  This event is implemented.                                               |
| [26] | 0x1A         | MEMORY_ERROR                | Local memory error:
|      |              |                             | 1  This event is implemented.                                               |
| [25] | 0x19         | BUS_ACCESS                  | Bus access:
<p>|      |              |                             | 1  This event is implemented.                                               |</p>
<table>
<thead>
<tr>
<th>Bit</th>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[24]</td>
<td>0x18</td>
<td>L2D_CACHE_WB</td>
<td>L2 Data cache Write-Back:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if the Cortex-A55 core has been configured without an L2 cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if the Cortex-A55 core has been configured with an L2 cache.</td>
</tr>
<tr>
<td>[23]</td>
<td>0x17</td>
<td>L2D_CACHE_REFILL</td>
<td>L2 Data cache refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if the Cortex-A55 core has been configured without an L2 and L3 cache. If configured with only an L3 cache, the L3 event will become an L2 event.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if the Cortex-A55 core has been configured with an L2 or L3 cache.</td>
</tr>
<tr>
<td>[22]</td>
<td>0x16</td>
<td>L2D_CACHE</td>
<td>L2 Data cache access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if the Cortex-A55 core has been configured without an L2 and L3 cache. If configured with only an L3 cache, the L3 event will become an L2 event.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if the Cortex-A55 core has been configured with an L2 or L3 cache.</td>
</tr>
<tr>
<td>[21]</td>
<td>0x15</td>
<td>L1D_CACHE_WB</td>
<td>L1 Data cache Write-Back:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[20]</td>
<td>0x14</td>
<td>L1I_CACHE</td>
<td>L1 Instruction cache access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[19]</td>
<td>0x13</td>
<td>MEM_ACCESS</td>
<td>Data memory access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[18]</td>
<td>0x12</td>
<td>BR_PRED</td>
<td>Predictable branch speculatively executed:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[17]</td>
<td>0x11</td>
<td>CPU_CYCLES</td>
<td>Cycle:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[16]</td>
<td>0x10</td>
<td>BR_MIS_PRED</td>
<td>Mispredicted or not predicted branch speculatively executed:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[15]</td>
<td>0x0F</td>
<td>UNALIGNED_LDST RETIRED</td>
<td>Instruction architecturally executed, condition check pass - unaligned load or store:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>Bit</td>
<td>Event number</td>
<td>Event mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>------</td>
<td>--------------</td>
<td>-----------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>[14]</td>
<td>0x0E</td>
<td>BR_RETURN_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - procedure return:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[13]</td>
<td>0x0D</td>
<td>BR_IMMED_RETIRED</td>
<td>Instruction architecturally executed - immediate branch:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[12]</td>
<td>0x0C</td>
<td>PC_WRITE_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - software change of the PC:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[11]</td>
<td>0x0B</td>
<td>CID_WRITE_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - write to CONTEXTIDR:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[10]</td>
<td>0x0A</td>
<td>EXC_RETURN</td>
<td>Instruction architecturally executed, condition check pass - exception return:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[ 9]</td>
<td>0x09</td>
<td>EXC_TAKEN</td>
<td>Exception taken:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[ 8]</td>
<td>0x08</td>
<td>INST_RETIRED</td>
<td>Instruction architecturally executed:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[ 7]</td>
<td>0x07</td>
<td>ST_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - store:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[ 6]</td>
<td>0x06</td>
<td>LD_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - load:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[ 5]</td>
<td>0x05</td>
<td>L1D_TLB_REFILL</td>
<td>L1 Data TLB refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[ 4]</td>
<td>0x04</td>
<td>L1D_CACHE</td>
<td>L1 Data cache access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[ 3]</td>
<td>0x03</td>
<td>L1D_CACHE_REFILL</td>
<td>L1 Data cache refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[ 2]</td>
<td>0x02</td>
<td>L1I_TLB_REFILL</td>
<td>L1 Instruction TLB refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>Bit</td>
<td>Event number</td>
<td>Event mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>--------------</td>
<td>----------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>[1]</td>
<td>0x01</td>
<td>L1I_CACHE_REFILL</td>
<td>L1 Instruction cache refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[0]</td>
<td>0x00</td>
<td>SW_INCR</td>
<td>Instruction architecturally executed, condition check pass - software</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>increment:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
D4.3 PMCEID1, Performance Monitors Common Event Identification Register 1

The PMCEID1 defines which common architectural and common microarchitectural feature events are implemented.

Bit field descriptions

<table>
<thead>
<tr>
<th>Bit</th>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[23]</td>
<td>0x37</td>
<td>LL_CACHE_MISS_RD</td>
<td>Last Level cache miss, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[22]</td>
<td>0x36</td>
<td>LL_CACHE_RD</td>
<td>Last Level cache access, read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[21]</td>
<td>0x35</td>
<td>ITLB_WALK</td>
<td>Access to instruction TLB that caused a page table walk.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[20]</td>
<td>0x34</td>
<td>DTLB_WALK</td>
<td>Access to data TLB that caused a page table walk.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[16]</td>
<td>0x30</td>
<td>L2I_TLB</td>
<td>Attributable Level 2 instruction TLB access.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 This event is not implemented.</td>
</tr>
<tr>
<td>[15]</td>
<td>0x2F</td>
<td>L2D_TLB</td>
<td>Attributable Level 2 data or unified TLB access.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>[14]</td>
<td>0x2E</td>
<td>L2I_TLB_REFILL</td>
<td>Attributable Level 2 instruction TLB refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 This event is not implemented.</td>
</tr>
<tr>
<td>[13]</td>
<td>0x2D</td>
<td>L2D_TLB_REFILL</td>
<td>Attributable Level 2 data or unified TLB refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>Bit</td>
<td>Event number</td>
<td>Event mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>--------------</td>
<td>------------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>[12]</td>
<td>0x2C</td>
<td>L3D_CACHE_WB</td>
<td>Attributable Level 3 data or unified cache write-back.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented.</td>
</tr>
<tr>
<td>[11]</td>
<td>0x2B</td>
<td>L3D_CACHE</td>
<td>Attributable Level 3 data or unified cache access.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if L2 and L3 are present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if L2 and L3 are not present.</td>
</tr>
<tr>
<td>[10]</td>
<td>0x2A</td>
<td>L3D_CACHE_REFILL</td>
<td>Attributable Level 3 data or unified cache refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if L2 and L3 are present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if L2 and L3 are not present.</td>
</tr>
<tr>
<td>[9]</td>
<td>0x29</td>
<td>L3D_CACHE_ALLOCATE</td>
<td>Attributable Level 3 data or unified cache allocation without refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if L2 and L3 are present.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if L2 and L3 are not present.</td>
</tr>
<tr>
<td>[8]</td>
<td>0x28</td>
<td>L2I_CACHE_REFILL</td>
<td>Attributable Level 2 instruction cache refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented.</td>
</tr>
<tr>
<td>[7]</td>
<td>0x27</td>
<td>L2I_CACHE</td>
<td>Attributable Level 2 instruction cache access.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented.</td>
</tr>
<tr>
<td>[6]</td>
<td>0x26</td>
<td>L1I_TLB</td>
<td>Level 1 instruction TLB access.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[5]</td>
<td>0x25</td>
<td>L1D_TLB</td>
<td>Level 1 data or unified TLB access.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[4]</td>
<td>0x24</td>
<td>STALL_BACKEND</td>
<td>No operation issued due to backend.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[3]</td>
<td>0x23</td>
<td>STALL_FRONTEND</td>
<td>No operation issued due to the frontend.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[2]</td>
<td>0x22</td>
<td>BR_MIS_PRED_RETIRED</td>
<td>Instruction architecturally executed, mispredicted branch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[1]</td>
<td>0x21</td>
<td>BR_RETIRED</td>
<td>Instruction architecturally executed, branch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[0]</td>
<td>0x20</td>
<td>L2D_CACHE_ALLOCATE</td>
<td>Level 2 data cache allocation without refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
</tbody>
</table>
Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8*, for Armv8-A architecture profile.
D4.4 PMCR, Performance Monitors Control Register

The PMCR provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Bit field descriptions

PMCR is a 32-bit register, and is part of the Performance Monitors registers functional group.

![Figure D4-3 PMCR bit assignments](image)

**IMP, [31:24]**
Indicates the implementer code. The value is:
0x41 ASCII character 'A' - implementer is Arm Limited.

**IDCODE, [23:16]**
Identification code. The value is:
0x45 Cortex-A55 core.

**N, [15:11]**
Identifies the number of event counters implemented.
0b0011 The core implements six event counters.
0

**RES0, [10:7]**
Reserved.

**LC, [6]**
Long cycle count enable. Determines which PMCCNTR bit generates an overflow recorded in PMOVSR[31]. The overflow event is generated on a 32-bit or 64-bit boundary. The possible values are:
0b0 Overflow event is generated on a 32-bit boundary, when an increment changes PMCCNTR[31] from 1 to 0. This is the reset value.
0b1 Overflow event is generated on a 64-bit boundary, when an increment changes PMCCNTR[63] from 1 to 0.

**DP, [5]**
Disable cycle counter CCNT when event counting is prohibited. The possible values are:
0b0 Cycle counter operates regardless of the non-invasive debug authentication settings. This is the reset value.
0b1 Cycle counter is disabled if non-invasive debug is not permitted and enabled.

**X, [4]**
Export enable. This bit permits events to be exported to another debug device, such as a trace macrocell, over an event bus. The possible values are:

- **0b0**: Export of events is disabled. This is the reset value.
- **0b1**: Export of events is enabled.

No events are exported when counting is prohibited.

This field does not affect the generation of Performance Monitors overflow interrupt requests or signaling to a cross-trigger interface (CTI) that can be implemented as signals exported from the PE.

When this register has an architecturally defined reset value, if this field is implemented as an RW field, it resets to 0.

**D, [3]**

Clock divider. The possible values are:

- **0b0**: When enabled, counter CCNT counts every clock cycle. This is the reset value.
- **0b1**: When enabled, counter CCNT counts once every 64 clock cycles.

**C, [2]**

Cycle counter reset. This bit is WO. The effects of writing to this bit are:

- **0b0**: No action. This is the reset value.
- **0b1**: Reset PMCCNTR to zero.

This bit is always RAZ.

Resetting PMCCNTR does not clear the PMCCNTR overflow bit to 0. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.

**P, [1]**

Event counter reset. This bit is WO. The effects of writing to this bit are:

- **0**: No action. This is the reset value.
- **0b1**: Reset all event counters accessible in the current EL, not including PMCCNTR, to zero.

This bit is always RAZ.

In Non-secure EL0 and EL1, a write of 1 to this bit does not reset event counters that HDCR.HPMN or MDCR_EL2.HPMN reserves for EL2 use.

In EL2 and EL3, a write of 1 to this bit resets all the event counters.

Resetting the event counters does not clear any overflow bits to 0.

**E, [0]**

Enable. The possible values are:

- **0b0**: All counters that are accessible at Non-secure EL1, including PMCCNTR, are disabled. This is the reset value.
- **0b1**: When this register has an architecturally defined reset value, this field resets to 0.

This bit is RW.

This bit does not affect the operation of event counters that HDCR.HPMN or MDCR_EL2.HPMN reserves for EL2 use.

When this register has an architecturally defined reset value, this field resets to 0.
Configurations

AArch32 System register PMCR is architecturally mapped to AArch64 System register PMCR_EL0. See D5.4 PMCR_EL0, Performance Monitors Control Register; EL0 on page D5-671.

AArch32 System register PMCR bits [6:0] are architecturally mapped to External register PMCR_EL0[6:0].

There is one instance of this register that is used in both Secure and Non-secure states.

This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
This chapter describes the AArch64 PMU registers and shows examples of how to use them.

It contains the following sections:

- **D5.1 AArch64 PMU register summary** on page D5-662.
- **D5.2 PMCEID0_EL0, Performance Monitors Common Event Identification Register 0, EL0** on page D5-664.
- **D5.3 PMCEID1_EL0, Performance Monitors Common Event Identification Register 1, EL0** on page D5-668.
- **D5.4 PMCR_EL0, Performance Monitors Control Register, EL0** on page D5-671.
D5.1 AArch64 PMU register summary

The PMU counters and their associated control registers are accessible in the AArch64 Execution state with MRS and MSR instructions.

The following table gives a summary of the Cortex-A55 PMU registers in the AArch64 Execution state. For those registers not described in this chapter, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Width</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMCR_EL0</td>
<td>RW</td>
<td>32</td>
<td>0x41453000</td>
<td>D5.4 PMCR_EL0, Performance Monitors Control Register, EL0 on page D5-671</td>
</tr>
<tr>
<td>PMCNTENSET_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Count Enable Set Register</td>
</tr>
<tr>
<td>PMCNTENCLR_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Count Enable Clear Register</td>
</tr>
<tr>
<td>PMOVSCLR_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Overflow Flag Status Register</td>
</tr>
<tr>
<td>PMSWINC_EL0</td>
<td>WO</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Software Increment Register</td>
</tr>
<tr>
<td>PMSELR_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Counter Selection Register</td>
</tr>
<tr>
<td>PMCEID0_EL0</td>
<td>RO</td>
<td>64</td>
<td>UNK</td>
<td>D5.2 PMCEID0_EL0, Performance Monitors Common Event Identification Register 0, EL0 on page D5-664</td>
</tr>
<tr>
<td>PMCEID1_EL0</td>
<td>RO</td>
<td>64</td>
<td>UNK</td>
<td>D5.3 PMCEID1_EL0, Performance Monitors Common Event Identification Register 1, EL0 on page D5-668</td>
</tr>
<tr>
<td>PMCCNTR_EL0</td>
<td>RW</td>
<td>64</td>
<td>UNK</td>
<td>Performance Monitors Cycle Count Register</td>
</tr>
<tr>
<td>PMXEVTYPE_R_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Selected Event Type and Filter Register</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Width</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------</td>
<td>------</td>
<td>-------</td>
<td>-------</td>
<td>-----------------------------------------------------------------</td>
</tr>
<tr>
<td>PMCCFILTR_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Cycle Count Filter Register</td>
</tr>
<tr>
<td>PMXEVCNTR_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Selected Event Count Register</td>
</tr>
<tr>
<td>PUSERENR_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors User Enable Register</td>
</tr>
<tr>
<td>PMINTENSET_EL1</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Interrupt Enable Set Register</td>
</tr>
<tr>
<td>PMINTENCLR_EL1</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Interrupt Enable Clear Register</td>
</tr>
<tr>
<td>PMOVSET_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Overflow Flag Status Set Register</td>
</tr>
<tr>
<td>PMEVCNTR0_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Count Registers</td>
</tr>
<tr>
<td>PMEVCNTR1_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Count Registers</td>
</tr>
<tr>
<td>PMEVCNTR2_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Count Registers</td>
</tr>
<tr>
<td>PMEVCNTR3_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Count Registers</td>
</tr>
<tr>
<td>PMEVCNTR4_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Count Registers</td>
</tr>
<tr>
<td>PMEVCNTR5_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Count Registers</td>
</tr>
<tr>
<td>PMEVTYPER0_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>PMEVTYPER1_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>PMEVTYPER2_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>PMEVTYPER3_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>PMEVTYPER4_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>PMEVTYPER5_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Event Type Registers</td>
</tr>
<tr>
<td>PMCCFILTR_EL0</td>
<td>RW</td>
<td>32</td>
<td>UNK</td>
<td>Performance Monitors Cycle Count Filter Register</td>
</tr>
</tbody>
</table>
D5.2 PMCEID0_EL0, Performance Monitors Common Event Identification Register 0, EL0

The PMCEID0_EL0 defines which common architectural and common microarchitectural feature events are implemented.

Bit field descriptions

<table>
<thead>
<tr>
<th>Bit</th>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>0x1F</td>
<td>L1D_CACHE_ALLOCATE</td>
<td>L1 Data cache allocate:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented.</td>
</tr>
<tr>
<td>[30]</td>
<td>0x1E</td>
<td>CHAIN</td>
<td>Chain. For odd-numbered counters, counts once for each overflow of the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>preceding even-numbered counter. For even-numbered counters, does not</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>count:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[29]</td>
<td>0x1D</td>
<td>BUS_CYCLES</td>
<td>Bus cycle:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[28]</td>
<td>0x1C</td>
<td>TTBR_WRITE_RETIRED</td>
<td>TTBR write, architecturally executed, condition check pass - write to</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>translation table base:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[27]</td>
<td>0x1B</td>
<td>INST_SPEC</td>
<td>Instruction speculatively executed:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[26]</td>
<td>0x1A</td>
<td>MEMORY_ERROR</td>
<td>Local memory error:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[25]</td>
<td>0x19</td>
<td>BUS_ACCESS</td>
<td>Bus access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>Bit</td>
<td>Event number</td>
<td>Event mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>------</td>
<td>--------------</td>
<td>----------------------</td>
<td>-------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>[24]</td>
<td>0x18</td>
<td>L2D_CACHE_WB</td>
<td>L2 Data cache Write-Back:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if the Cortex-A55 core has been configured without an L2 cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if the Cortex-A55 core has been configured with an L2 cache.</td>
</tr>
<tr>
<td>[23]</td>
<td>0x17</td>
<td>L2D_CACHE_REFILL</td>
<td>L2 Data cache refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if the Cortex-A55 core has been configured without an L2 and L3 cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if the Cortex-A55 core has been configured with an L2 cache.</td>
</tr>
<tr>
<td>[22]</td>
<td>0x16</td>
<td>L2D_CACHE</td>
<td>L2 Data cache access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  This event is not implemented if the Cortex-A55 core has been configured without an L2 and L3 cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented if the Cortex-A55 core has been configured with an L2 or L3 cache.</td>
</tr>
<tr>
<td>[21]</td>
<td>0x15</td>
<td>L1D_CACHE_WB</td>
<td>L1 Data cache Write-Back:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[20]</td>
<td>0x14</td>
<td>L1I_CACHE</td>
<td>L1 Instruction cache access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[19]</td>
<td>0x13</td>
<td>MEM_ACCESS</td>
<td>Data memory access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[18]</td>
<td>0x12</td>
<td>BR_PRED</td>
<td>Predictable branch speculatively executed:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[17]</td>
<td>0x11</td>
<td>CPU_CYCLES</td>
<td>Cycle:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[16]</td>
<td>0x10</td>
<td>BR_MIS_PRED</td>
<td>Mispredicted or not predicted branch speculatively executed:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>[15]</td>
<td>0x0F</td>
<td>UNALIGNED_LDST_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - unaligned load or store:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  This event is implemented.</td>
</tr>
<tr>
<td>Bit</td>
<td>Event number</td>
<td>Event mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>--------------</td>
<td>-------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>14</td>
<td>0x0E</td>
<td>BR_RETURN_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - procedure return:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>13</td>
<td>0x0D</td>
<td>BR_IMMED_RETIRED</td>
<td>Instruction architecturally executed - immediate branch:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>12</td>
<td>0x0C</td>
<td>PC_WRITE_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - software change of the PC:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>11</td>
<td>0x0B</td>
<td>CID_WRITE_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - write to CONTEXTIDR:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>10</td>
<td>0x0A</td>
<td>EXC_RETURN</td>
<td>Instruction architecturally executed, condition check pass - exception return:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>9</td>
<td>0x09</td>
<td>EXC_TAKEN</td>
<td>Exception taken:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>8</td>
<td>0x08</td>
<td>INST_RETIRED</td>
<td>Instruction architecturally executed:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>7</td>
<td>0x07</td>
<td>ST_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - store:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>6</td>
<td>0x06</td>
<td>LD_RETIRED</td>
<td>Instruction architecturally executed, condition check pass - load:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>5</td>
<td>0x05</td>
<td>L1D_TLB_REFILL</td>
<td>L1 Data TLB refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>4</td>
<td>0x04</td>
<td>L1D_CACHE</td>
<td>L1 Data cache access:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>3</td>
<td>0x03</td>
<td>L1D_CACHE_REFILL</td>
<td>L1 Data cache refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
<tr>
<td>2</td>
<td>0x02</td>
<td>L1I_TLB_REFILL</td>
<td>L1 Instruction TLB refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 This event is implemented.</td>
</tr>
</tbody>
</table>
Table D5-2  PMU events (continued)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1]</td>
<td>0x01</td>
<td>L1I_CACHE_REFILL</td>
<td>L1 Instruction cache refill:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1                              This event is implemented.</td>
</tr>
<tr>
<td>[0]</td>
<td>0x00</td>
<td>SW_INCR</td>
<td>Instruction architecturally executed, condition check pass - software</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>increment:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1                              This event is implemented.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
D5.3 **PMCEID1_EL0, Performance Monitors Common Event Identification Register 1, EL0**

The PMCEID1_EL0 defines which common architectural and common microarchitectural feature events are implemented.

**Bit field descriptions**

![Figure D5-2 PMCEID1_EL0 bit assignments](image)

**ID[63:32]**, [31:0]

Common architectural and microarchitectural feature events that can be counted by the PMU event counters.

For each bit described in the following table, the event is implemented if the bit is set to 1, or not implemented if the bit is set to 0.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>This event is implemented.</td>
<td></td>
</tr>
<tr>
<td>[23] 0x37</td>
<td>LL_CACHE_MISS_RD</td>
<td>Last Level cache miss, read.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>This event is implemented.</td>
<td></td>
</tr>
<tr>
<td>[22] 0x36</td>
<td>LL_CACHE_RD</td>
<td>Last Level cache access, read.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>This event is implemented.</td>
<td></td>
</tr>
<tr>
<td>[21] 0x35</td>
<td>ITLB_WALK</td>
<td>Access to instruction TLB that caused a page table walk.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>This event is implemented.</td>
<td></td>
</tr>
<tr>
<td>[20] 0x34</td>
<td>DTLB_WALK</td>
<td>Access to data TLB that caused a page table walk.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>This event is implemented.</td>
<td></td>
</tr>
<tr>
<td>[16] 0x30</td>
<td>L2I_TLB</td>
<td>Attributable Level 2 instruction TLB access.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>This event is not implemented.</td>
<td></td>
</tr>
<tr>
<td>[15] 0x2F</td>
<td>L2D_TLB</td>
<td>Attributable Level 2 data or unified TLB access.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>This event is implemented.</td>
<td></td>
</tr>
<tr>
<td>[14] 0x2E</td>
<td>L2I_TLB_REFILL</td>
<td>Attributable Level 2 instruction TLB refill.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>This event is not implemented.</td>
<td></td>
</tr>
<tr>
<td>Bit</td>
<td>Event number</td>
<td>Event mnemonic</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>--------------</td>
<td>----------------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| [13] | 0x2D | L2D_TLB_REFILL | Attributable Level 2 data or unified TLB refill.  
0 This event is not implemented. |
| [12] | 0x2C | L3D_CACHE_WB | Attributable Level 3 data or unified cache write-back.  
0 This event is not implemented. |
| [11] | 0x2B | L3D_CACHE | Attributable Level 3 data or unified cache access.  
1 This event is implemented if L2 and L3 are present.  
0 This event is not implemented if L2 and L3 are not present. |
| [10] | 0x2A | L3D_CACHE_REFILL | Attributable Level 3 data or unified cache refill.  
1 This event is implemented if L2 and L3 are present.  
0 This event is not implemented if L2 and L3 are not present. |
| [9] | 0x29 | L3D_CACHE_ALLOCATE | Attributable Level 3 data or unified cache allocation without refill.  
1 This event is implemented if L2 and L3 are present.  
0 This event is not implemented if L2 and L3 are not present. |
| [8] | 0x28 | L2I_CACHE_REFILL | Attributable Level 2 instruction cache refill.  
0 This event is not implemented. |
| [7] | 0x27 | L2I_CACHE | Attributable Level 2 instruction cache access.  
0 This event is not implemented. |
| [6] | 0x26 | L1I_TLB | Level 1 instruction TLB access.  
1 This event is implemented. |
| [5] | 0x25 | L1D_TLB | Level 1 data or unified TLB access.  
1 This event is implemented. |
| [4] | 0x24 | STALL_BACKEND | No operation issued due to backend.  
1 This event is implemented. |
| [3] | 0x23 | STALL_FRONTEND | No operation issued due to the frontend.  
1 This event is implemented. |
| [2] | 0x22 | BR_MIS_PRED_RETIRED | Instruction architecturally executed, mispredicted branch.  
1 This event is implemented. |
<table>
<thead>
<tr>
<th>Bit</th>
<th>Event number</th>
<th>Event mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1]</td>
<td>0x21</td>
<td>BR_RETIRED</td>
<td>Instruction architecturally executed, branch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>[0]</td>
<td>0x20</td>
<td>L2D_CACHE_ALLOCATE</td>
<td>Level 2 data cache allocation without refill.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
D5.4 PMCR_EL0, Performance Monitors Control Register, EL0

The PMCR_EL0 provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Bit field descriptions

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-24</td>
<td>IMP</td>
</tr>
<tr>
<td>23-16</td>
<td>IDCODE</td>
</tr>
<tr>
<td>15-11</td>
<td>N</td>
</tr>
<tr>
<td>10-7</td>
<td>LC</td>
</tr>
<tr>
<td>6</td>
<td>DP</td>
</tr>
<tr>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>RES0</td>
</tr>
</tbody>
</table>

IMP, [31:24]
Implementer code:
0x41 Arm.
This is a read-only field.

IDCODE, [23:16]
Identification code:
0x45 Cortex-A55.
This is a read-only field.

N, [15:11]
Number of event counters.
0b00110 Six counters.

RES0, [10:7]
RES0 Reserved.

LC, [6]
Long cycle count enable. Determines which PMCCNTR_EL0 bit generates an overflow recorded in PMOVSR[31]. The possible values are:
0 Overflow on increment that changes PMCCNTR_EL0[31] from 1 to 0.
1 Overflow on increment that changes PMCCNTR_EL0[63] from 1 to 0.

DP, [5]
Disable cycle counter, PMCCNTR_EL0 when event counting is prohibited:
0 Cycle counter operates regardless of the non-invasive debug authentication settings. This is the reset value.
1 Cycle counter is disabled if non-invasive debug is not permitted and enabled.
This bit is read/write.

X, [4]
Export enable. This bit permits events to be exported to another debug device, such as a trace macrocell, over an event bus:
0  Export of events is disabled. This is the reset value.
1  Export of events is enabled.

This bit is read/write and does not affect the generation of Performance Monitors interrupts on the nPMUIRQ pin.

D, [3]
Clock divider:
0  When enabled, PMCCNTR_EL0 counts every clock cycle. This is the reset value.
1  When enabled, PMCCNTR_EL0 counts every 64 clock cycles.

This bit is read/write.

C, [2]
Clock counter reset. This bit is WO. The effects of writing to this bit are:
0  No action. This is the reset value.
1  Reset PMCCNTR_EL0 to 0.

This bit is always RAZ.

Resetting PMCCNTR_EL0 does not clear the PMCCNTR_EL0 overflow bit to 0. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile for more information.

P, [1]
Event counter reset. This bit is WO. The effects of writing to this bit are:
0  No action. This is the reset value.
1  Reset all event counters, not including PMCCNTR_EL0, to zero.

This bit is always RAZ.

In Non-secure EL0 and EL1, a write of 1 to this bit does not reset event counters that MDCR_EL2.HPMN reserves for EL2 use.

In EL2 and EL3, a write of 1 to this bit resets all the event counters.

Resetting the event counters does not clear any overflow bits to 0.

E, [0]
Enable. The possible values of this bit are:
0  All counters, including PMCCNTR_EL0, are disabled. This is the reset value.
1  All counters are enabled.

This bit is RW.

In Non-secure EL0 and EL1, this bit does not affect the operation of event counters that MDCR_EL2.HPMN reserves for EL2 use.

On Warm reset, the field resets to 0.

Configurations
AArch64 System register PMCR_EL0 is architecturally mapped to AArch32 System register PMCR.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
Chapter D6
Memory-mapped PMU registers

This chapter describes the memory-mapped PMU registers and shows examples of how to use them.

It contains the following sections:
- D6.1 Memory-mapped PMU register summary on page D6-674.
- D6.2 PMCFGR, Performance Monitors Configuration Register on page D6-678.
- D6.3 PMCIDR0, Performance Monitors Component Identification Register 0 on page D6-679.
- D6.4 PMCIDR1, Performance Monitors Component Identification Register 1 on page D6-680.
- D6.5 PMCIDR2, Performance Monitors Component Identification Register 2 on page D6-681.
- D6.6 PMCIDR3, Performance Monitors Component Identification Register 3 on page D6-682.
- D6.7 PMPIDR0, Performance Monitors Peripheral Identification Register 0 on page D6-683.
- D6.8 PMPIDR1, Performance Monitors Peripheral Identification Register 1 on page D6-684.
- D6.9 PMPIDR2, Performance Monitors Peripheral Identification Register 2 on page D6-685.
- D6.10 PMPIDR3, Performance Monitors Peripheral Identification Register 3 on page D6-686.
- D6.11 PMPIDR4, Performance Monitors Peripheral Identification Register 4 on page D6-687.
- D6.12 PMPIDRn, Performance Monitors Peripheral Identification Register 5-7 on page D6-688.
D6.1 Memory-mapped PMU register summary

There are PMU registers that are accessible through the external debug interface.

These registers are listed in the following table. For those registers not described in this chapter, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>PMEVCNTR0_EL0</td>
<td>RW</td>
<td>Performance Monitor Event Count Register 0</td>
</tr>
<tr>
<td>0x004</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x008</td>
<td>PMEVCNTR1_EL0</td>
<td>RW</td>
<td>Performance Monitor Event Count Register 1</td>
</tr>
<tr>
<td>0x00C</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x010</td>
<td>PMEVCNTR2_EL0</td>
<td>RW</td>
<td>Performance Monitor Event Count Register 2</td>
</tr>
<tr>
<td>0x014</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x018</td>
<td>PMEVCNTR3_EL0</td>
<td>RW</td>
<td>Performance Monitor Event Count Register 3</td>
</tr>
<tr>
<td>0x01C</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x020</td>
<td>PMEVCNTR4_EL0</td>
<td>RW</td>
<td>Performance Monitor Event Count Register 4</td>
</tr>
<tr>
<td>0x024</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x028</td>
<td>PMEVCNTR5_EL0</td>
<td>RW</td>
<td>Performance Monitor Event Count Register 5</td>
</tr>
<tr>
<td>0x02C-0xF4</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x0F8</td>
<td>PMCCNTR_EL0[31:0]</td>
<td>RW</td>
<td>Performance Monitor Cycle Count Register</td>
</tr>
<tr>
<td>0x0FC</td>
<td>PMCCNTR_EL0[63:32]</td>
<td>RW</td>
<td></td>
</tr>
<tr>
<td>0x200</td>
<td>PMPCSR[31:0]</td>
<td>RO</td>
<td>Program Counter Sample Register</td>
</tr>
<tr>
<td>0x204</td>
<td>PMPCSR[63:32]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x208</td>
<td>PMCID1SR</td>
<td>RO</td>
<td>CONTEXTIDR_EL1 Sample Register</td>
</tr>
<tr>
<td>0x20C</td>
<td>PMVIDSR</td>
<td>RO</td>
<td>VMID Sample Register</td>
</tr>
<tr>
<td>0x220</td>
<td>PMPCSR[31:0]</td>
<td>RO</td>
<td>Program Counter Sample Register (alias)</td>
</tr>
<tr>
<td>0x224</td>
<td>PMPCSR[63:32]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x228</td>
<td>PMCID1SR</td>
<td>RO</td>
<td>CONTEXTIDR_EL1 Sample Register (alias)</td>
</tr>
<tr>
<td>0x22C</td>
<td>PMCID2SR</td>
<td>RO</td>
<td>CONTEXTIDR_EL2 Sample Register</td>
</tr>
<tr>
<td>0x100-0x3FC</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>Offset</td>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>---------------</td>
<td>------</td>
<td>----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0x418-0x478</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x47C</td>
<td>PMCCFILTR_EL0</td>
<td>RW</td>
<td>Performance Monitor Cycle Count Filter Register</td>
</tr>
<tr>
<td>0x600</td>
<td>PMPCSSR_LO</td>
<td>RO</td>
<td>D7.2 PMPCSSR, Snapshot Program Counter Sample Register on page D7-691</td>
</tr>
<tr>
<td>0x604</td>
<td>PMPCSSR_HI</td>
<td>RO</td>
<td></td>
</tr>
<tr>
<td>0x608</td>
<td>PMCIDSSR</td>
<td>RO</td>
<td>D7.3 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register on page D7-692</td>
</tr>
<tr>
<td>0x60C</td>
<td>PMCID2SSR</td>
<td>RO</td>
<td>D7.4 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register on page D7-693</td>
</tr>
<tr>
<td>0x610</td>
<td>PMSSSR</td>
<td>RO</td>
<td>D7.5 PMSSSR, PMU Snapshot Status Register on page D7-694</td>
</tr>
<tr>
<td>0x614</td>
<td>PMOVSSR</td>
<td>RO</td>
<td>D7.6 PMOVSSR, PMU Overflow Status Snapshot Register on page D7-695</td>
</tr>
<tr>
<td>0x618</td>
<td>PMCCNTSR_LO</td>
<td>RO</td>
<td>D7.7 PMCCNTSR, PMU Cycle Counter Snapshot Register on page D7-696</td>
</tr>
<tr>
<td>0x61C</td>
<td>PMCCNTSR_HI</td>
<td>RO</td>
<td></td>
</tr>
<tr>
<td>0x620+4×n</td>
<td>PMEVCNTSRn</td>
<td>RO</td>
<td>D7.8 PMEVCNTSRn, PMU Cycle Counter Snapshot Registers 0-5 on page D7-697</td>
</tr>
<tr>
<td>0x6F0</td>
<td>PMSSCR</td>
<td>WO</td>
<td>D7.9 PMSSCR, PMU Snapshot Capture Register on page D7-698</td>
</tr>
<tr>
<td>0xC00</td>
<td>PMCNTENSET_EL0</td>
<td>RW</td>
<td>Performance Monitor Count Enable Set Register</td>
</tr>
<tr>
<td>0xC04-0xC1C</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xC20</td>
<td>PMCNTENCLR_EL0</td>
<td>RW</td>
<td>Performance Monitor Count Enable Clear Register</td>
</tr>
<tr>
<td>0xC24-0xC3C</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xC40</td>
<td>PMINTENSET_EL1</td>
<td>RW</td>
<td>Performance Monitor Interrupt Enable Set Register</td>
</tr>
<tr>
<td>0xC44-0xC5C</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xC60</td>
<td>PMINTENCLR_EL1</td>
<td>RW</td>
<td>Performance Monitor Interrupt Enable Clear Register</td>
</tr>
<tr>
<td>0xC64-0xC7C</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xC80</td>
<td>PMOVSCLR_EL0</td>
<td>RW</td>
<td>Performance Monitor Overflow Flag Status Register</td>
</tr>
<tr>
<td>0xC84-0xC9C</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xCA0</td>
<td>PMSWINC_EL0</td>
<td>WO</td>
<td>Performance Monitor Software Increment Register</td>
</tr>
<tr>
<td>Offset</td>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>-------------------</td>
<td>------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0xCA4-0xCBC</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xCC0</td>
<td>PMOVSET_EL0</td>
<td>RW</td>
<td>Performance Monitor Overflow Flag Status Set Register</td>
</tr>
<tr>
<td>0xCC4-0xDFC</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xE00</td>
<td>PMCFGR</td>
<td>RO</td>
<td>D6.2 PMCFGR, Performance Monitors Configuration Register on page D6-678</td>
</tr>
<tr>
<td>0xE04</td>
<td>PMCR_EL0</td>
<td>RW</td>
<td>Performance Monitors Control Register. This register is distinct from the PMCR_EL0 system register. It does not have the same value.</td>
</tr>
<tr>
<td>0xE08-0xE1C</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xE20</td>
<td>PMCEID0</td>
<td>RO</td>
<td>D5.2 PMCEID0_EL0, Performance Monitors Common Event Identification Register 0, EL0 on page D5-664</td>
</tr>
<tr>
<td>0xE24</td>
<td>PMCEID1</td>
<td>RO</td>
<td>D5.3 PMCEID1_EL0, Performance Monitors Common Event Identification Register 1, EL0 on page D5-668</td>
</tr>
<tr>
<td>0xE28</td>
<td>PMCEID2</td>
<td>RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xE2C</td>
<td>PMCEID3</td>
<td>RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xFA4</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xFA8</td>
<td>PMDEVAFF0</td>
<td>RO</td>
<td>B2.90 MPIDR_EL1, Multiprocessor Affinity Register, EL1 on page B2-434</td>
</tr>
<tr>
<td>0xFAC</td>
<td>PMDEVAFF1</td>
<td>RO</td>
<td>B2.90 MPIDR_EL1, Multiprocessor Affinity Register, EL1 on page B2-434</td>
</tr>
<tr>
<td>0xFB8</td>
<td>PMAUTHSTATUS</td>
<td>RO</td>
<td>Performance Monitor Authentication Status Register</td>
</tr>
<tr>
<td>0xFB8</td>
<td>PMDEVARCH</td>
<td>RO</td>
<td>Performance Monitor Device Architecture Register</td>
</tr>
<tr>
<td>0xFC0-0xFC8</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xFD0</td>
<td>PMPIDR4</td>
<td>RO</td>
<td>D6.11 PMPIDR4, Performance Monitors Peripheral Identification Register 4 on page D6-687</td>
</tr>
<tr>
<td>0xFD4</td>
<td>PMPIDR5</td>
<td>RO</td>
<td>D6.12 PMPIDRn, Performance Monitors Peripheral Identification Register 5-7 on page D6-688</td>
</tr>
<tr>
<td>0xFD8</td>
<td>PMPIDR6</td>
<td>RO</td>
<td></td>
</tr>
<tr>
<td>0xFD8</td>
<td>PMPIDR7</td>
<td>RO</td>
<td></td>
</tr>
<tr>
<td>0xFE0</td>
<td>PMPIDR0</td>
<td>RO</td>
<td>D6.7 PMPIDR0, Performance Monitors Peripheral Identification Register 0 on page D6-683</td>
</tr>
<tr>
<td>Offset</td>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------</td>
<td>------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 0xFE4  | PMPIDR1 | RO   | D6.8 PMPIDR1, Performance Monitors Peripheral Identification Register 1  
on page D6-684 |
| 0xFE8  | PMPIDR2 | RO   | D6.9 PMPIDR2, Performance Monitors Peripheral Identification Register 2  
on page D6-685 |
| 0xFEC  | PMPIDR3 | RO   | D6.10 PMPIDR3, Performance Monitors Peripheral Identification Register 3  
on page D6-686 |
| 0xFF0  | PMCIDR0 | RO   | D6.3 PMCIDR0, Performance Monitors Component Identification Register 0  
on page D6-679 |
| 0xFF4  | PMCIDR1 | RO   | D6.4 PMCIDR1, Performance Monitors Component Identification Register 1  
on page D6-680 |
| 0xFF8  | PMCIDR2 | RO   | D6.5 PMCIDR2, Performance Monitors Component Identification Register 2  
on page D6-681 |
| 0xFFC  | PMCIDR3 | RO   | D6.6 PMCIDR3, Performance Monitors Component Identification Register 3  
on page D6-682 |
D6.2 PMCFGR, Performance Monitors Configuration Register

The PMCFGR contains PMU specific configuration data.

**Bit field descriptions**

The PMCFGR is a 32-bit register.

![Figure D6-1 PMCFGR bit assignments](image)

**RES0, [31:17]**

RES0: Reserved.

**EX, [16]**

Export supported. The value is:

1: Export is supported. PMCR_EL0.EX is read/write.

**CCD, [15]**

Cycle counter has pre-scale. The value is:

1: PMCR_EL0.D is read/write.

**CC, [14]**

Dedicated cycle counter supported. The value is:

1: Dedicated cycle counter is supported.

**Size, [13:8]**

Counter size. The value is:

0b111111: 64-bit counters.

**N, [7:0]**

Number of event counters. The value is:

0x06: Six counters.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The PMCFGR can be accessed through the external debug interface, offset 0xE00.
D6.3 PMCIDR0, Performance Monitors Component Identification Register 0

The PMCIDR0 provides information to identify a Performance Monitor component.

**Bit field descriptions**

The PMCIDR0 is a 32-bit register.

![Figure D6-2 PMCIDR0 bit assignments](image)

**RES0, [31:8]**  
RES0  Reserved.

**PRMBL_0, [7:0]**  
0x0D  Preamble byte 0.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The PMCIDR0 can be accessed through the external debug interface, offset 0xFF0.
D6.4 PMCIDR1, Performance Monitors Component Identification Register 1

The PMCIDR1 provides information to identify a Performance Monitor component.

**Bit field descriptions**

The PMCIDR1 is a 32-bit register.

![Figure D6-3 PMCIDR1 bit assignments](image)

- **RES0, [31:8]**
  
  RES0  Reserved.

- **CLASS, [7:4]**
  
  0x9  Debug component.

- **PRMBL_1, [3:0]**
  
  0x0  Preamble byte 1.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The PMCIDR1 can be accessed through the external debug interface, offset 0xFF4.
D6.5 PMCIDR2, Performance Monitors Component Identification Register 2

The PMCIDR2 provides information to identify a Performance Monitor component.

Bit field descriptions

The PMCIDR2 is a 32-bit register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
| RES0|

RES0, [31:8]  
RES0 Reserved.

PRMBL_2, [7:0]  
0x05 Preamble byte 2.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The PMCIDR2 can be accessed through the external debug interface, offset 0xFF8.
D6.6 PMCIDR3, Performance Monitors Component Identification Register 3

The PMCIDR3 provides information to identify a Performance Monitor component.

**Bit field descriptions**

The PMCIDR3 is a 32-bit register.

![Figure D6-5 PMCIDR3 bit assignments](image)

**RES0, [31:8]**

- **RES0** Reserved.

**PRMBL_3, [7:0]**

- **0xB1** Preamble byte 3.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The PMCIDR3 can be accessed through the external debug interface, offset 0xFFC.
D6.7 PMPIDR0, Performance Monitors Peripheral Identification Register 0

The PMPIDR0 provides information to identify a Performance Monitor component.

**Bit field descriptions**

The PMPIDR0 is a 32-bit register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | RES0 | Part_0 |

RES0, [31:8]
RES0 Reserved.

Part_0, [7:0]
0x05 Least significant byte of the performance monitor part number.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The PMPIDR0 can be accessed through the external debug interface, offset 0xFE0.
D6.8 PMPIDR1, Performance Monitors Peripheral Identification Register 1

The PMPIDR1 provides information to identify a Performance Monitor component.

**Bit field descriptions**

The PMPIDR1 is a 32-bit register.

![Figure D6-7 PMPIDR1 bit assignments](image)

**RES0, [31:8]**

RES0 Reserved.

**DES_0, [7:4]**

0x8 Arm Limited. This is the least significant nibble of JEP106 ID code.

**Part_1, [3:0]**

0xD Most significant nibble of the performance monitor part number.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual* *Armv8, for Armv8-A architecture profile*.

The PMPIDR1 can be accessed through the external debug interface, offset 0xFE4.
D6.9  PMPIDR2, Performance Monitors Peripheral Identification Register 2

The PMPIDR2 provides information to identify a Performance Monitor component.

**Bit field descriptions**

The PMPIDR2 is a 32-bit register.

![Figure D6-8 PMPIDR2 bit assignments](image)

- **RES0, [31:8]**
  
  | RES0 | Reserved.

- **Revision, [7:4]**
  
  | 0x2  | r2p0.

- **JEDEC, [3]**
  
  | 0b1  | RAO. Indicates a JEP106 identity code is used.

- **DES_1, [2:0]**
  
  | 0b011 | Arm Limited. This is the most significant nibble of JEP106 ID code.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The PMPIDR2 can be accessed through the external debug interface, offset 0xFE8.
The PMPIDR3 provides information to identify a Performance Monitor component.

**Bit field descriptions**

The PMPIDR3 is a 32-bit register.

```
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>REVAND</td>
<td>CMOD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Figure D6-9 PMPIDR3 bit assignments**

RES0, [31:8]

RES0  Reserved.

REVAND, [7:4]

0x0  Part minor revision.

CMOD, [3:0]

0x0  Customer modified.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The PMPIDR3 can be accessed through the external debug interface, offset 0xFEC.
D6.11 PMPIDR4, Performance Monitors Peripheral Identification Register 4

The PMPIDR4 provides information to identify a Performance Monitor component.

**Bit field descriptions**

The PMPIDR4 is a 32-bit register.

![Figure D6-10 PMPIDR4 bit assignments](image)

**RES0, [31:8]**

| RES0 | Reserved.

**Size, [7:4]**

| 0x0 | Size of the component. \( \log_2 \) the number of 4KB pages from the start of the component to the end of the component ID registers.

**DES_2, [3:0]**

| 0x4 | Arm Limited. This is the least significant nibble JEP106 continuation code.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The PMPIDR4 can be accessed through the external debug interface, offset 0xFD0.
D6.12 PMPIDRn, Performance Monitors Peripheral Identification Register 5-7

No information is held in the Peripheral ID5, Peripheral ID6, and Peripheral ID7 Registers. They are reserved for future use and are RES0.
PMU snapshot registers are an implementation defined extension to an Armv8-A compliant PMU to support an external core monitor that connects to a system profiler.

It contains the following sections:

- **D7.1 PMU snapshot register summary** on page D7-690.
- **D7.2 PMPCSSR, Snapshot Program Counter Sample Register** on page D7-691.
- **D7.3 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register** on page D7-692.
- **D7.4 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register** on page D7-693.
- **D7.5 PMSSSR, PMU Snapshot Status Register** on page D7-694.
- **D7.6 PMOVSSR, PMU Overflow Status Snapshot Register** on page D7-695.
- **D7.7 PMCCNTSR, PMU Cycle Counter Snapshot Register** on page D7-696.
- **D7.8 PMEVCNTSرن, PMU Cycle Counter Snapshot Registers 0-5** on page D7-697.
- **D7.9 PMSSCR, PMU Snapshot Capture Register** on page D7-698.
D7.1 PMU snapshot register summary

The snapshot registers are visible in an IMPLEMENTATION DEFINED region of the PMU external debug interface. Each time the debugger sends a snapshot request, information is collected to see how the code is executed in the different cores.

The following table describes the PMU snapshot registers implemented in the core.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x600</td>
<td>PMPCSSR_LO</td>
<td>RO</td>
<td>32</td>
<td>D7.2 PMPCSSR, Snapshot Program Counter Sample Register on page D7-691</td>
</tr>
<tr>
<td>0x604</td>
<td>PMPCSSR_HI</td>
<td>RO</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>0x608</td>
<td>PMPCIDSSR</td>
<td>RO</td>
<td>32</td>
<td>D7.3 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register on page D7-692</td>
</tr>
<tr>
<td>0x60C</td>
<td>PMCID2SSR</td>
<td>RO</td>
<td>32</td>
<td>D7.4 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register on page D7-693</td>
</tr>
<tr>
<td>0x610</td>
<td>PMSSSR</td>
<td>RO</td>
<td>32</td>
<td>D7.5 PMSSSR, PMU Snapshot Status Register on page D7-694</td>
</tr>
<tr>
<td>0x614</td>
<td>PMOVSSR</td>
<td>RO</td>
<td>32</td>
<td>D7.6 PMOVSSR, PMU Overflow Status Snapshot Register on page D7-695</td>
</tr>
<tr>
<td>0x618</td>
<td>PMCCNTSR_LO</td>
<td>RO</td>
<td>32</td>
<td>D7.7 PMCCNTSR, PMU Cycle Counter Snapshot Register on page D7-696</td>
</tr>
<tr>
<td>0x61C</td>
<td>PMCCNTSR_HI</td>
<td>RO</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>0x620</td>
<td>PMEVCNTSRn</td>
<td>RO</td>
<td>32</td>
<td>D7.8 PMEVCNTSRn, PMU Cycle Counter Snapshot Registers 0-5 on page D7-697</td>
</tr>
<tr>
<td>0x6F0</td>
<td>PMSSCR</td>
<td>WO</td>
<td>32</td>
<td>D7.9 PMSSCR, PMU Snapshot Capture Register on page D7-698</td>
</tr>
</tbody>
</table>
D7.2 PMPCSSR, Snapshot Program Counter Sample Register

The PMPCSSR is an alias for the PCSR register.

However, unlike the other view of PCSR, it is not sensitive to reads. That is, reads of PMPCSSR through the PMU snapshot view do not cause a new sample capture and do not change CIDSR, CID2SR, or VIDsR.

**Bit field descriptions**

The PMPCSSR is a 64-bit read-only register.

![Figure D7-1 PMPCSSR bit assignments](image)

NS, [63]
Non-secure sample.

EL, [62:61]
Exception level sample.

RES0, [60:56]
Reserved, RES0.

PC, [55:0]
Sampled PC.

**Configurations**
There are no configuration notes.

**Usage constraints**
Any access to PMPCSSR returns an error if any of the following occurs:

- The core power domain is off.
- `DoubleLockStatus() == TRUE`. 
D7.3  PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register

The PMCIDSSR is an alias for the CIDSR register.

Configurations
There are no configuration notes.

Usage constraints
Any access to PMCIDSSR returns an error if any of the following occurs:
• The core power domain is off.
• DoubleLockStatus() == TRUE.
D7.4 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register

The PMCID2SSR is an alias for the CID2SR register.

**Configurations**

There are no configuration notes.

**Usage constraints**

Any access to PMCID2SSR returns an error if any of the following occurs:

- The core power domain is off.
- DoubleLockStatus() == TRUE.
D7.5 **PMSSSR, PMU Snapshot Status Register**

The PMSSSR holds status information about the captured counters.

**Bit field descriptions**

The PMSSSR is a 32-bit read-only register.

![PMSSSR bit assignments](image)

**RES0, [31:1]**

Reserved, RES0.

**NC, [0]**

No capture. This bit indicates whether the PMU counters have been captured. The possible values are:

- **0** PMU counters are captured.
- **1** PMU counters are not captured.

If there is a security violation, the core does not capture the event counters. The external monitor is responsible for keeping track of whether it managed to capture the snapshot registers from the core.

This bit does not reflect the status of the captured Program Counter Sample registers.

The core resets this bit to 1 by a Warm reset but MPSSSR.NC is overwritten at the first capture.

**Configurations**

There are no configuration notes.

**Usage constraints**

Any access to PMSSSR returns an error if any of the following occurs:

- The core power domain is off.
- DoubleLockStatus() == TRUE.
D7.6 PMOVSSR, PMU Overflow Status Snapshot Register

The PMOVSSR is a captured copy of PMOVSR.

Once it is captured, the value in PMOVSSR is unaffected by writes to PMOVSSET_EL0 and PMOVSCLR_EL0.

Configurations

There are no configuration notes.

Usage constraints

Any access to PMOVSSR returns an error if any of the following occurs:

- The core power domain is off.
- DoubleLockStatus() == TRUE.
D7.7 PMCCNTSR, PMU Cycle Counter Snapshot Register

The PMCCNTSR is a captured copy of PMCCNTR_EL0.

Once it is captured, the value in PMCCNTSR is unaffected by writes to PMCCNTR_EL0 and PMCR_EL0.C.

Configurations

There are no configuration notes.

Usage constraints

Any access to PMCCNTSR returns an error if any of the following occurs:

- The core power domain is off.
- DoubleLockStatus() == TRUE.
### D7.8 PMEVCNTSRn, PMU Cycle Counter Snapshot Registers 0-5

The PMEVCNTSRn, are captured copies of PMEVCNTRn_EL0, n is 0-5.

When they are captured, the value in PMSSEVCNTRn is unaffected by writes to PMSSEVCNTRn_EL0 and PMCR_EL0.P.

**Configurations**

There are no configuration notes.

**Usage constraints**

Any access to PMSSEVCNTRn returns an error if any of the following occurs:

- The core power domain is off.
- `DoubleLockStatus() == TRUE`. 
D7.9 PMSSCR, PMU Snapshot Capture Register

The PMSSCR provides a mechanism for software to initiate a sample.

Bit field descriptions

The PMSSCR is a 32-bit write-only register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| RES | 0 | SS | 0 |

Figure D7-3  PMSSCR bit assignments

RES0, [31:1]
Reserved, RES0.

SS, [0]
Capture now. The possible values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>IGNORED</td>
</tr>
<tr>
<td>1</td>
<td>Initiate a capture immediately.</td>
</tr>
</tbody>
</table>

Configurations

There are no configuration notes.

Usage constraints

Any access to PMSSCR returns an error if any of the following occurs:

- The core power domain is off.
- DoubleLockStatus() == TRUE.
Chapter D8
ETM registers

This chapter describes the ETM registers.

It contains the following sections:

- **D8.1 ETM register summary** on page D8-701.
- **D8.2 TRCACATRn, Address Comparator Access Type Registers 0-7** on page D8-705.
- **D8.3 TRCACVRn, Address Comparator Value Registers 0-7** on page D8-707.
- **D8.4 TRCAUTHSTATUS, Authentication Status Register** on page D8-708.
- **D8.5 TRCAUXCTLR, Auxiliary Control Register** on page D8-709.
- **D8.6 TRCBBCTLR, Branch Broadcast Control Register** on page D8-711.
- **D8.7 TRCCCCTRLR, Cycle Count Control Register** on page D8-712.
- **D8.8 TRCCIDCCTRLR0, Context ID Comparator Control Register 0** on page D8-713.
- **D8.9 TRCCIDCVR0, Context ID Comparator Value Register 0** on page D8-714.
- **D8.10 TRCCIDR0, ETM Component Identification Register 0** on page D8-715.
- **D8.11 TRCCIDR1, ETM Component Identification Register 1** on page D8-716.
- **D8.12 TRCCIDR2, ETM Component Identification Register 2** on page D8-717.
- **D8.13 TRCCIDR3, ETM Component Identification Register 3** on page D8-718.
- **D8.14 TRCLAIMCLR, Claim Tag Clear Register** on page D8-719.
- **D8.15 TRCLAIMSET, Claim Tag Set Register** on page D8-720.
- **D8.16 TRCCNCTRLR0, Counter Control Register 0** on page D8-721.
- **D8.17 TRCCNCTRLR1, Counter Control Register 1** on page D8-723.
- **D8.18 TRCCNTRLDVRn, Counter Reload Value Registers 0-1** on page D8-725.
- **D8.19 TRCCNTVRn, Counter Value Registers 0-1** on page D8-726.
- **D8.20 TRCCONFIGR, Trace Configuration Register** on page D8-727.
- **D8.21 TRCDEVAFF0, Device Affinity Register 0** on page D8-730.
- **D8.22 TRCDEVAFF1, Device Affinity Register 1** on page D8-732.
- **D8.23 TRCDEVARCH, Device Architecture Register** on page D8-733.
• D8.24 TRCDEVID, Device ID Register on page D8-734.
• D8.25 TRCDEVTYPE, Device Type Register on page D8-735.
• D8.26 TRCEVENTCTL0R, Event Control 0 Register on page D8-736.
• D8.27 TRCEVENTCTL1R, Event Control 1 Register on page D8-738.
• D8.28 TRCEXTINSELR, External Input Select Register on page D8-739.
• D8.29 TRCIDR0, ID Register 0 on page D8-740.
• D8.30 TRCIDR1, ID Register 1 on page D8-742.
• D8.31 TRCIDR2, ID Register 2 on page D8-743.
• D8.32 TRCIDR3, ID Register 3 on page D8-745.
• D8.33 TRCIDR4, ID Register 4 on page D8-747.
• D8.34 TRCIDR5, ID Register 5 on page D8-749.
• D8.35 TRCIDR8, ID Register 8 on page D8-751.
• D8.36 TRCIDR9, ID Register 9 on page D8-752.
• D8.37 TRCIDR10, ID Register 10 on page D8-753.
• D8.38 TRCIDR11, ID Register 11 on page D8-754.
• D8.39 TRCIDR12, ID Register 12 on page D8-755.
• D8.40 TRCIDR13, ID Register 13 on page D8-756.
• D8.41 TRCIMSPEC0, IMPLEMENTATION SPECIFIC Register 0 on page D8-757.
• D8.42 TRCITATBIDR, Integration ATB Identification Register on page D8-758.
• D8.43 TRCITCTRL, Integration Mode Control Register on page D8-759.
• D8.44 TRCITATBINR, Integration Instruction ATB In Register on page D8-760.
• D8.45 TRCITATBOUTR, Integration Instruction ATB Out Register on page D8-761.
• D8.46 TRCITIDATAR, Integration Instruction ATB Data Register on page D8-762.
• D8.47 TRCLAR, Software Lock Access Register on page D8-763.
• D8.48 TRCLSR, Software Lock Status Register on page D8-764.
• D8.49 TRCCNTVRn, Counter Value Registers 0-1 on page D8-765.
• D8.50 TRCOSLR, OS Lock Access Register on page D8-766.
• D8.51 TRCOSLSR, OS Lock Status Register on page D8-767.
• D8.52 TRCPDCR, Power Down Control Register on page D8-768.
• D8.53 TRCPDSR, Power Down Status Register on page D8-769.
• D8.54 TRCPIDR0, ETM Peripheral Identification Register 0 on page D8-770.
• D8.55 TRCPIDR1, ETM Peripheral Identification Register 1 on page D8-771.
• D8.56 TRCPIDR2, ETM Peripheral Identification Register 2 on page D8-772.
• D8.57 TRCPIDR3, ETM Peripheral Identification Register 3 on page D8-773.
• D8.58 TRCPIDR4, ETM Peripheral Identification Register 4 on page D8-774.
• D8.59 TRCPIDRn, ETM Peripheral Identification Registers 5-7 on page D8-775.
• D8.60 TRCPRGCTR, Programming Control Register on page D8-776.
• D8.61 TRCRSCTLRn, Resource Selection Control Registers 2-16 on page D8-777.
• D8.62 TRCSEQEVn, Sequencer State Transition Control Registers 0-2 on page D8-778.
• D8.63 TRCSEQRSTEV, Sequencer Reset Control Register on page D8-780.
• D8.64 TRCSEQSTR, Sequencer State Register on page D8-781.
• D8.65 TRCSSCCR0, Single-Shot Comparator Control Register 0 on page D8-782.
• D8.66 TRCSSCSR0, Single-Shot Comparator Status Register 0 on page D8-783.
• D8.67 TRCSTALLCTR, Stall Control Register on page D8-784.
• D8.68 TRCSTATR, Status Register on page D8-785.
• D8.69 TRCSYNCPR, Synchronization Period Register on page D8-786.
• D8.70 TRCTRACEIDR, Trace ID Register on page D8-787.
• D8.71 TRCTSCCTLR, Global Timestamp Control Register on page D8-788.
• D8.72 TRCVICTLR, ViewInst Main Control Register on page D8-789.
• D8.73 TRCVIIECTLR, ViewInst Include-Exclude Control Register on page D8-791.
• D8.74 TRCVISSCTLR, ViewInst Start-Stop Control Register on page D8-792.
• D8.75 TRCVMIDCVR0, VMID Comparator Value Register 0 on page D8-793.
• D8.76 TRCVMIDCCTLR0, Virtual context identifier Comparator Control Register 0 on page D8-794.
D8.1 ETM register summary

This section summarizes the ETM trace unit registers.

All ETM trace unit registers are 32-bit wide. The description of each register includes its offset from a base address. The base address is defined by the system integrator when placing the ETM trace unit in the Debug-APB memory map.

The following table lists all of the ETM trace unit registers.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x004</td>
<td>TRCPRGCTLR</td>
<td>RW</td>
<td>0x00000000</td>
<td>D8.60 TRCPRGCTLR, Programming Control Register on page D8-776</td>
</tr>
<tr>
<td>0x00C</td>
<td>TRCSTATR</td>
<td>RO</td>
<td>0x00000003</td>
<td>D8.68 TRCSTATR, Status Register on page D8-785</td>
</tr>
<tr>
<td>0x010</td>
<td>TRCCONFIGR</td>
<td>RW</td>
<td>UNK</td>
<td>D8.20 TRCCONFIGR, Trace Configuration Register on page D8-727</td>
</tr>
<tr>
<td>0x018</td>
<td>TRCAUXCTLR</td>
<td>RW</td>
<td>0x00000000</td>
<td>D8.5 TRCAUXCTLR, Auxiliary Control Register on page D8-709</td>
</tr>
<tr>
<td>0x020</td>
<td>TRCEVENTCTRL0R</td>
<td>RW</td>
<td>UNK</td>
<td>D8.26 TRCEVENTCTRL0R, Event Control 0 Register on page D8-736</td>
</tr>
<tr>
<td>0x024</td>
<td>TRCEVENTCTRL1R</td>
<td>RW</td>
<td>UNK</td>
<td>D8.27 TRCEVENTCTRL1R, Event Control 1 Register on page D8-738</td>
</tr>
<tr>
<td>0x02C</td>
<td>TRCSTALLCTRLR</td>
<td>RW</td>
<td>UNK</td>
<td>D8.67 TRCSTALLCTRLR, Stall Control Register on page D8-784</td>
</tr>
<tr>
<td>0x030</td>
<td>TRCTSCCTRL</td>
<td>RW</td>
<td>UNK</td>
<td>D8.71 TRCTSCCTRL, Global Timestamp Control Register on page D8-788</td>
</tr>
<tr>
<td>0x034</td>
<td>TRCSYNCPR</td>
<td>RW</td>
<td>UNK</td>
<td>D8.69 TRCSYNCPR, Synchronization Period Register on page D8-786</td>
</tr>
<tr>
<td>0x038</td>
<td>TRCCCCTRLR</td>
<td>RW</td>
<td>UNK</td>
<td>D8.7 TRCCCCTRLR, Cycle Count Control Register on page D8-712</td>
</tr>
<tr>
<td>0x03C</td>
<td>TRCBBCCTRL</td>
<td>RW</td>
<td>UNK</td>
<td>D8.6 TRCBBCCTRL, Branch Broadcast Control Register on page D8-711</td>
</tr>
<tr>
<td>0x040</td>
<td>TRCTRACEIDR</td>
<td>RW</td>
<td>UNK</td>
<td>D8.70 TRCTRACEIDR, Trace ID Register on page D8-787</td>
</tr>
<tr>
<td>0x080</td>
<td>TRCVCICTLR</td>
<td>RW</td>
<td>UNK</td>
<td>D8.72 TRCVCICTLR, ViewInst Main Control Register on page D8-789</td>
</tr>
<tr>
<td>0x084</td>
<td>TRCVIIECTLR</td>
<td>RW</td>
<td>UNK</td>
<td>D8.73 TRCVIIECTLR, ViewInst Include-Exclude Control Register on page D8-791</td>
</tr>
<tr>
<td>0x088</td>
<td>TRCVISSCTRL</td>
<td>RW</td>
<td>UNK</td>
<td>D8.74 TRCVISSCTRL, ViewInst Start-Stop Control Register on page D8-792</td>
</tr>
<tr>
<td>0x100</td>
<td>TRCSEQEVR0</td>
<td>RW</td>
<td>UNK</td>
<td>D8.62 TRCSEQEVR0, Sequencer State Transition Control Registers 0-2 on page D8-778</td>
</tr>
<tr>
<td>0x104</td>
<td>TRCSEQEVR1</td>
<td>RW</td>
<td>UNK</td>
<td>D8.62 TRCSEQEVR1, Sequencer State Transition Control Registers 0-2 on page D8-778</td>
</tr>
<tr>
<td>0x108</td>
<td>TRCSEQEVR2</td>
<td>RW</td>
<td>UNK</td>
<td>D8.62 TRCSEQEVR2, Sequencer State Transition Control Registers 0-2 on page D8-778</td>
</tr>
<tr>
<td>0x118</td>
<td>TRCSEQRSTEV R</td>
<td>RW</td>
<td>UNK</td>
<td>D8.63 TRCSEQRSTEV, Sequencer Reset Control Register on page D8-780</td>
</tr>
<tr>
<td>0x11C</td>
<td>TRCSEQSTR</td>
<td>RW</td>
<td>UNK</td>
<td>D8.64 TRCSEQSTR, Sequencer State Register on page D8-781</td>
</tr>
<tr>
<td>0x120</td>
<td>TRCEXTINSEL R</td>
<td>RW</td>
<td>UNK</td>
<td>D8.28 TRCEXTINSEL R, External Input Select Register on page D8-739</td>
</tr>
<tr>
<td>0x140</td>
<td>TRCCNTRLDVR0</td>
<td>RW</td>
<td>UNK</td>
<td>D8.18 TRCCNTRLDVR0, Counter Reload Value Registers 0-1 on page D8-725</td>
</tr>
<tr>
<td>Offset</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>-----------------</td>
<td>------</td>
<td>--------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0x144</td>
<td>TRCCNTRLDVR1</td>
<td>RW</td>
<td>UNK</td>
<td>D8.18 TRCCNTRLDVRn, Counter Reload Value Registers 0-1 on page D8-725</td>
</tr>
<tr>
<td>0x150</td>
<td>TRCCNTCTRLR0</td>
<td>RW</td>
<td>UNK</td>
<td>D8.16 TRCCNTCTRLR0, Counter Control Register 0 on page D8-721</td>
</tr>
<tr>
<td>0x154</td>
<td>TRCCNTCTRL1</td>
<td>RW</td>
<td>UNK</td>
<td>D8.17 TRCCNTCTRL1, Counter Control Register 1 on page D8-723</td>
</tr>
<tr>
<td>0x160</td>
<td>TRCCNTVR0</td>
<td>RW</td>
<td>UNK</td>
<td>D8.19 TRCCNTVRn, Counter Value Registers 0-1 on page D8-726</td>
</tr>
<tr>
<td>0x164</td>
<td>TRCCNTVR1</td>
<td>RW</td>
<td>UNK</td>
<td>D8.19 TRCCNTVRn, Counter Value Registers 0-1 on page D8-726</td>
</tr>
<tr>
<td>0x180</td>
<td>TRCIDR8</td>
<td>RO</td>
<td>0x00000000</td>
<td>D8.35 TRCIDR8, ID Register 8 on page D8-751</td>
</tr>
<tr>
<td>0x184</td>
<td>TRCIDR9</td>
<td>RO</td>
<td>0x00000000</td>
<td>D8.36 TRCIDR9, ID Register 9 on page D8-752</td>
</tr>
<tr>
<td>0x188</td>
<td>TRCIDR10</td>
<td>RO</td>
<td>0x00000000</td>
<td>D8.37 TRCIDR10, ID Register 10 on page D8-753</td>
</tr>
<tr>
<td>0x18C</td>
<td>TRCIDR11</td>
<td>RO</td>
<td>0x00000000</td>
<td>D8.38 TRCIDR11, ID Register 11 on page D8-754</td>
</tr>
<tr>
<td>0x190</td>
<td>TRCIDR12</td>
<td>RO</td>
<td>0x00000000</td>
<td>D8.39 TRCIDR12, ID Register 12 on page D8-755</td>
</tr>
<tr>
<td>0x194</td>
<td>TRCIDR13</td>
<td>RO</td>
<td>0x00000000</td>
<td>D8.40 TRCIDR13, ID Register 13 on page D8-756</td>
</tr>
<tr>
<td>0x1C0</td>
<td>TRCIMSPEC0</td>
<td>RW</td>
<td>0x00000000</td>
<td>D8.41 TRCIMSPEC0, IMPLEMENTATION SPECIFIC Register 0 on page D8-757</td>
</tr>
<tr>
<td>0x1E0</td>
<td>TRCIDR0</td>
<td>RO</td>
<td>0x28000E1</td>
<td>D8.29 TRCIDR0, ID Register 0 on page D8-740</td>
</tr>
<tr>
<td>0x1E4</td>
<td>TRCIDR1</td>
<td>RO</td>
<td>0x41001422</td>
<td>D8.30 TRCIDR1, ID Register 1 on page D8-742</td>
</tr>
<tr>
<td>0x1E8</td>
<td>TRCIDR2</td>
<td>RO</td>
<td>0x20001048</td>
<td>D8.31 TRCIDR2, ID Register 2 on page D8-743</td>
</tr>
<tr>
<td>0x1EC</td>
<td>TRCIDR3</td>
<td>RO</td>
<td>0x0D7B0004</td>
<td>D8.32 TRCIDR3, ID Register 3 on page D8-745</td>
</tr>
<tr>
<td>0x1F0</td>
<td>TRCIDR4</td>
<td>RO</td>
<td>0x11170004</td>
<td>D8.33 TRCIDR4, ID Register 4 on page D8-747</td>
</tr>
<tr>
<td>0x1F4</td>
<td>TRCIDR5</td>
<td>RO</td>
<td>0x2883842F</td>
<td>D8.34 TRCIDR5, ID Register 5 on page D8-749</td>
</tr>
<tr>
<td>0x200</td>
<td>TRCRSCTLrN</td>
<td>RW</td>
<td>UNK</td>
<td>D8.61 TRCRSCTLrN, Resource Selection Control Registers 2-16, n is 2, 15</td>
</tr>
<tr>
<td>0x280</td>
<td>TRCSSCCR0</td>
<td>RW</td>
<td>UNK</td>
<td>D8.65 TRCSSCCR0, Single-Shot Comparator Control Register 0 on page D8-782</td>
</tr>
<tr>
<td>0x2A0</td>
<td>TRCSSCSR0</td>
<td>RW</td>
<td>UNK</td>
<td>D8.66 TRCSSCSR0, Single-Shot Comparator Status Register 0 on page D8-783</td>
</tr>
<tr>
<td>0x300</td>
<td>TRCOSLAR</td>
<td>WO</td>
<td>0x00000001</td>
<td>D8.50 TRCOSLAR, OS Lock Access Register on page D8-766</td>
</tr>
<tr>
<td>0x304</td>
<td>TRCOSLSR</td>
<td>RO</td>
<td>0x00000000A</td>
<td>D8.51 TRCOSLSR, OS Lock Status Register on page D8-767</td>
</tr>
<tr>
<td>0x310</td>
<td>TRCPDCR</td>
<td>RW</td>
<td>0x00000000</td>
<td>D8.52 TRCPDCR, Power Down Control Register on page D8-768</td>
</tr>
<tr>
<td>0x314</td>
<td>TRCPDSR</td>
<td>RO</td>
<td>0x00000013</td>
<td>D8.53 TRCPDSR, Power Down Status Register on page D8-769</td>
</tr>
<tr>
<td>0x400</td>
<td>TRCACVRn</td>
<td>RW</td>
<td>UNK</td>
<td>D8.3 TRCACVRn, Address Comparator Value Registers 0-7 on page D8-707</td>
</tr>
<tr>
<td>Offset</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------</td>
<td>------</td>
<td>-------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0x480</td>
<td>TRCACATRn</td>
<td>RW</td>
<td>UNK</td>
<td><strong>D8.2</strong> TRCACATRn, Address Comparator Access Type Registers 0-7 on page D8-705</td>
</tr>
<tr>
<td>0x600</td>
<td>TRCCIDCVR0</td>
<td>RW</td>
<td>UNK</td>
<td><strong>D8.9</strong> TRCCIDCVR0, Context ID Comparator Value Register 0 on page D8-714</td>
</tr>
<tr>
<td>0x640</td>
<td>TRCVMIDCVR0</td>
<td>RW</td>
<td>UNK</td>
<td><strong>D8.75</strong> TRCVMIDCVR0, VMID Comparator Value Register 0 on page D8-793</td>
</tr>
<tr>
<td>0x680</td>
<td>TRCCIDCCTLR0</td>
<td>RW</td>
<td>UNK</td>
<td><strong>D8.8</strong> TRCCIDCCTLR0, Context ID Comparator Control Register 0 on page D8-713</td>
</tr>
<tr>
<td>0x688</td>
<td>TRCVMIDCCTRL0</td>
<td>RW</td>
<td>UNK</td>
<td><strong>D8.76</strong> TRCVMIDCCTRL0, Virtual context identifier Comparator Control Register 0 on page D8-794</td>
</tr>
<tr>
<td>0xEE4</td>
<td>TRCITATBIDR</td>
<td>RW</td>
<td>UNK</td>
<td><strong>D8.42</strong> TRCITATBIDR, Integration ATB Identification Register on page D8-758</td>
</tr>
<tr>
<td>0xEEC</td>
<td>TRCITIDATAR</td>
<td>WO</td>
<td>UNK</td>
<td><strong>D8.46</strong> TRCITIDATAR, Integration Instruction ATB Data Register on page D8-762</td>
</tr>
<tr>
<td>0xEF4</td>
<td>TRCITIATBINR</td>
<td>RO</td>
<td>UNK</td>
<td><strong>D8.44</strong> TRCITIATBINR, Integration Instruction ATB In Register on page D8-760</td>
</tr>
<tr>
<td>0xEFC</td>
<td>TRCITIATBOUTR</td>
<td>WO</td>
<td>UNK</td>
<td><strong>D8.45</strong> TRCITIATBOUTR, Integration Instruction ATB Out Register on page D8-761</td>
</tr>
<tr>
<td>0xF00</td>
<td>TRCITCTRL</td>
<td>RW</td>
<td>0x00000000</td>
<td><strong>D8.43</strong> TRCITCTRL, Integration Mode Control Register on page D8-759</td>
</tr>
<tr>
<td>0xFA0</td>
<td>TRCCLAIMSET</td>
<td>RW</td>
<td>UNK</td>
<td><strong>D8.15</strong> TRCCLAIMSET, Claim Tag Set Register on page D8-720</td>
</tr>
<tr>
<td>0xFA4</td>
<td>TRCCLAIMCLR</td>
<td>RW</td>
<td>0x00000000</td>
<td><strong>D8.14</strong> TRCCLAIMCLR, Claim Tag Clear Register on page D8-719</td>
</tr>
<tr>
<td>0xFA8</td>
<td>TRCDEVAFF0</td>
<td>RO</td>
<td>UNK</td>
<td><strong>D8.21</strong> TRCDEVAFF0, Device Affinity Register 0 on page D8-730</td>
</tr>
<tr>
<td>0xFAC</td>
<td>TRCDEVAFF1</td>
<td>RO</td>
<td>UNK</td>
<td><strong>D8.22</strong> TRCDEVAFF1, Device Affinity Register 1 on page D8-732</td>
</tr>
<tr>
<td>0xFB0</td>
<td>TRCLAR</td>
<td>WO</td>
<td>UNK</td>
<td><strong>D8.47</strong> TRCLAR, Software Lock Access Register on page D8-763</td>
</tr>
<tr>
<td>0xFB4</td>
<td>TRCLSR</td>
<td>RO</td>
<td>0x00000000</td>
<td><strong>D8.48</strong> TRCLSR, Software Lock Status Register on page D8-764</td>
</tr>
<tr>
<td>0xFB8</td>
<td>TRCAUTHSTATUS</td>
<td>RO</td>
<td>UNK</td>
<td><strong>D8.4</strong> TRCAUTHSTATUS, Authentication Status Register on page D8-708</td>
</tr>
<tr>
<td>0xFBC</td>
<td>TRCDEVARCH</td>
<td>RO</td>
<td>0x47724A13</td>
<td><strong>D8.23</strong> TRCDEVARCH, Device Architecture Register on page D8-733</td>
</tr>
<tr>
<td>0xFC8</td>
<td>TRCDEVID</td>
<td>RO</td>
<td>0x00000000</td>
<td><strong>D8.24</strong> TRCDEVID, Device ID Register on page D8-734</td>
</tr>
<tr>
<td>0xFCC</td>
<td>TRCDEVTYPE</td>
<td>RO</td>
<td>0x00000013</td>
<td><strong>D8.25</strong> TRCDEVTYPE, Device Type Register on page D8-735</td>
</tr>
<tr>
<td>0xFE0</td>
<td>TRCPIDR0</td>
<td>RO</td>
<td>0x0000000A</td>
<td><strong>D8.54</strong> TRCPIDR0, ETM Peripheral Identification Register 0 on page D8-770</td>
</tr>
<tr>
<td>0xFE4</td>
<td>TRCPIDR1</td>
<td>RO</td>
<td>0x0000000B</td>
<td><strong>D8.55</strong> TRCPIDR1, ETM Peripheral Identification Register 1 on page D8-771</td>
</tr>
<tr>
<td>0xFE8</td>
<td>TRCPIDR2</td>
<td>RO</td>
<td>0x0000002B</td>
<td><strong>D8.56</strong> TRCPIDR2, ETM Peripheral Identification Register 2 on page D8-772</td>
</tr>
<tr>
<td>0xFECC</td>
<td>TRCPIDR3</td>
<td>RO</td>
<td>0x00000000</td>
<td><strong>D8.57</strong> TRCPIDR3, ETM Peripheral Identification Register 3 on page D8-773</td>
</tr>
<tr>
<td>Offset</td>
<td>Name</td>
<td>Type</td>
<td>Reset</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>------------</td>
<td>------</td>
<td>-----------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0xFD0</td>
<td>TRCPIDR4</td>
<td>RO</td>
<td>0x00000004</td>
<td>D8.58 TRCPIDR4, ETM Peripheral Identification Register 4 on page D8-774</td>
</tr>
<tr>
<td>0xFD4-0xFD</td>
<td>TRCPIDRn</td>
<td>RO</td>
<td>0x00000000</td>
<td>D8.59 TRCPIDRn, ETM Peripheral Identification Registers 5-7 on page D8-775</td>
</tr>
<tr>
<td>0xFF0</td>
<td>TRCCIDR0</td>
<td>RO</td>
<td>0x0000000D</td>
<td>D8.10 TRCCIDR0, ETM Component Identification Register 0 on page D8-715</td>
</tr>
<tr>
<td>0xFF4</td>
<td>TRCCIDR1</td>
<td>RO</td>
<td>0x00000090</td>
<td>D8.11 TRCCIDR1, ETM Component Identification Register 1 on page D8-716</td>
</tr>
<tr>
<td>0xFF8</td>
<td>TRCCIDR2</td>
<td>RO</td>
<td>0x0000005</td>
<td>D8.12 TRCCIDR2, ETM Component Identification Register 2 on page D8-717</td>
</tr>
<tr>
<td>0xFFC</td>
<td>TRCCIDR3</td>
<td>RO</td>
<td>0x000000B1</td>
<td>D8.13 TRCCIDR3, ETM Component Identification Register 3 on page D8-718</td>
</tr>
</tbody>
</table>
D8.2  TRCACATRn, Address Comparator Access Type Registers 0-7

The TRCACATRn control the access for the corresponding address comparators.

**Bit field descriptions**

The TRCACATRn is a 64-bit register.

![Figure D8-1 TRCACATRn bit assignments](image)

**RES0, [63:16]**

- **RES0**  Reserved.

**EXLEVEL_NS, [15:12]**

- Each bit controls whether a comparison can occur in Non-secure state for the corresponding Exception level. The possible values are:
  - 0  The trace unit can perform a comparison, in Non-secure state, for Exception level \( n \).
  - 1  The trace unit does not perform a comparison, in Non-secure state, for Exception level \( n \).

The Exception levels are:

- Bit[12]  Exception level 0.

**EXLEVEL_S, [11:8]**

- Each bit controls whether a comparison can occur in Secure state for the corresponding Exception level. The possible values are:
  - 0  The trace unit can perform a comparison, in Secure state, for Exception level \( n \).
  - 1  The trace unit does not perform a comparison, in Secure state, for Exception level \( n \).

The Exception levels are:

- Bit[8]  Exception level 0.
- Bit[10]  Always RES0.

**RES0, [7:4]**

- **RES0**  Reserved.

**CONTEXT TYPE, [3:2]**

- Controls whether the trace unit performs a Context ID comparison, a VMID comparison, or both comparisons:
The trace unit does not perform a Context ID comparison.

The trace unit performs a Context ID comparison using the Context ID comparator that the CONTEXT field specifies, and signals a match if both the Context ID comparator matches and the address comparator match.

The trace unit performs a VMID comparison using the VMID comparator that the CONTEXT field specifies, and signals a match if both the VMID comparator and the address comparator match.

The trace unit performs a Context ID comparison and a VMID comparison using the comparators that the CONTEXT field specifies, and signals a match if the Context ID comparator matches, the VMID comparator matches, and the address comparator matches.

**TYPE, [1:0]**

Type of comparison:

- **0b00** Instruction address, RES0.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCACATRn can be accessed through the external debug interface, offset 0x480-0x4B8.
D8.3 TRCACVRn, Address Comparator Value Registers 0-7

The TRCACVRn indicate the address for the address comparators.

**Bit field descriptions**

The TRCACVRn is a 64-bit register.

| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| ADDRESS |

Figure D8-2 TRCACVRn bit assignments

ADDRESS, [63:0]

The address value to compare against.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCACVRn can be accessed through the external debug interface, offset 0x400-0x43C.
D8.4 TRCAUTHSTATUS, Authentication Status Register

The TRCAUTHSTATUS indicates the current level of tracing permitted by the system.

**Bit field descriptions**

The TRCAUTHSTATUS is a 64-bit register.

![Figure D8-3 TRCAUTHSTATUS bit assignments]

**RES0, [31:8]**

RES0   Reserved.

**SNID, [7:6]**

Secure Non-invasive Debug:
- 0b10  Secure Non-invasive Debug implemented but disabled.
- 0b11  Secure Non-invasive Debug implemented and enabled.

**SID, [5:4]**

Secure Invasive Debug:
- 0b00  Secure Invasive Debug is not implemented.

**NSNID, [3:2]**

Non-secure Non-invasive Debug:
- 0b10  Non-secure Non-invasive Debug implemented but disabled, NIDEN=0.
- 0b11  Non-secure Non-invasive Debug implemented and enabled, NIDEN=1.

**NSID, [1:0]**

Non-secure Invasive Debug:
- 0b00  Non-secure Invasive Debug is not implemented.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCAUTHSTATUS can be accessed through the external debug interface, offset 0xFB8.
D8.5 TRCAUXCTLR, Auxiliary Control Register

The TRCAUXCTLR provides implementation-defined configuration and control options.

**Bit field descriptions**

The TRCAUXCTLR is a 32-bit register.

![Figure D8-4 TRCAUXCTLR bit assignments](image)

**RES0, [31:8]**

| RES0 | Reserved. |

**COREIFEN, [7]**

Keep core interface enabled regardless of trace enable register state. The possible values are:

| 0    | Core interface enabled is set by trace enable register state. |
| 1    | Enable core interface, regardless of trace enable register state. |

**RES0, [6]**

| RES0 | Reserved. |

**AUTHNOFLUSH, [5]**

Do not flush trace on de-assertion of authentication inputs. The possible values are:

| 0    | ETM trace unit FIFO is flushed and ETM trace unit enters idle state when DBGEN or NIDEN is LOW. |
| 1    | ETM trace unit FIFO is not flushed and ETM trace unit does not enter idle state when DBGEN or NIDEN is LOW. |

When this bit is set to 1, the trace unit behavior deviates from architecturally-specified behavior.

**TSNODELAY, [4]**

Do not delay timestamp insertion based on FIFO depth. The possible values are:

| 0    | Timestamp packets are inserted into FIFO only when trace activity is LOW. |
| 1    | Timestamp packets are inserted into FIFO irrespective of trace activity. |

**SYNCDELAY, [3]**

Delay periodic synchronization if FIFO is more than half-full. The possible values are:

| 0    | SYNC packets are inserted into FIFO only when trace activity is low. |
| 1    | SYNC packets are inserted into FIFO irrespective of trace activity. |
OVFLW, [2]

Force overflow if synchronization is not completed when second synchronization becomes due. The possible values are:

0 No FIFO overflow when SYNC packets are delayed.
1 Forces FIFO overflow when SYNC packets are delayed.

When this bit is set to 1, the trace unit behavior deviates from architecturally-specified behavior.

IDLEACK, [1]

Force idle-drain acknowledge high, CPU does not wait for trace to drain before entering WFX state. The possible values are:

0 ETM trace unit idle acknowledge is asserted only when the ETM trace unit is in idle state.
1 ETM trace unit idle acknowledge is asserted irrespective of the ETM trace unit idle state.

When this bit is set to 1, trace unit behavior deviates from architecturally-specified behavior.

AFREADY, [0]

Always respond to AFREADY immediately. Does not have any interaction with FIFO draining, even in WFI state. The possible values are:

0 ETM trace unit AFREADY output is asserted only when the ETM trace unit is in idle state or when all the trace bytes in FIFO before a flush request are output.
1 ETM trace unit AFREADY output is always asserted HIGH. When this bit is set to 1, trace unit behavior deviates from architecturally-specified behavior.

Bit fields and details not provided in this description are architecturally defined. See the Arm®

The TRCAUXCTLR can be accessed through the external debug interface, offset 0x018.
D8.6 TRCBBCTLR, Branch Broadcast Control Register

The TRCBBCTLR controls how branch broadcasting behaves, and allows branch broadcasting to be enabled for certain memory regions.

**Bit field descriptions**

The TRCAUXCTLR is a 32-bit register.

![Figure D8-5 TRCBBCTLR bit assignments](image)

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RANGE</td>
<td>MODE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**RES0, [31:9]**

RES0 Reserved.

**MODE, [8]**

Mode bit:

0 Exclude mode. Branch broadcasting is not enabled in the address range that RANGE defines.

If RANGE==0 then branch broadcasting is enabled for the entire memory map.

1 Include mode. Branch broadcasting is enabled in the address range that RANGE defines.

If RANGE==0 then the behavior of the trace unit is **CONSTRAINED UNPREDICTABLE**. That is, the trace unit might or might not consider any instructions to be in a branch broadcast region.

**RANGE, [7:0]**

Address range field.

Selects which address range comparator pairs are in use with branch broadcasting. Each bit represents an address range comparator pair, so bit[n] controls the selection of address range comparator pair n. If bit[n] is:

0 The address range that address range comparator pair n defines, is not selected.

1 The address range that address range comparator pair n defines, is selected.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCBBCTLR can be accessed through the external debug interface, offset 0x03C.
TRCCCTLR, Cycle Count Control Register

The TRCCCTLR sets the threshold value for cycle counting.

**Bit field descriptions**

The TRCCCTLR is a 32-bit register.

![TRCCCTLR bit assignments](image)

**RES0, [31:12]**

RES0 Reserved.

**THRESHOLD, [11:0]**

Instruction trace cycle count threshold.

Bit fields and details not provided in this description are architecturally defined. See the *Arm* Architecture Reference Manual *Armv8, for Armv8-A architecture profile*.

The TRCCCTLR can be accessed through the external debug interface, offset 0x038.
D8.8 TRCCIDCCTLR0, Context ID Comparator Control Register 0

The TRCCIDCCTLR0 controls the mask value for the context ID comparators.

Bit field descriptions

The TRCCIDCCTLR0 is a 32-bit register.

RES0, [31:4]

RES0  Reserved.

COMP0, [3:0]

Controls the mask value that the trace unit applies to TRCCIDCVR0. Each bit in this field corresponds to a byte in TRCCIDCVR0. When a bit is:

0  The trace unit includes the relevant byte in TRCCIDCVR0 when it performs the Context ID comparison.

1  The trace unit ignores the relevant byte in TRCCIDCVR0 when it performs the Context ID comparison.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCCIDCCTLR0 can be accessed through the external debug interface, offset 0x680.
D8.9 TRCCIDCVR0, Context ID Comparator Value Register 0

The TRCCIDCVR0 contains a Context ID value.

**Bit field descriptions**

The TRCCIDCVR0 is a 64-bit register.

![TRCCIDCVR0 bit assignments](image)

RES0, [63:32]

RES0    Reserved.

VALUE, [31:0]

The data value to compare against.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCCIDCVR0 can be accessed through the external debug interface, offset 0x600.
D8.10 TRCCIDR0, ETM Component Identification Register 0

The TRCCIDR0 provides information to identify a trace component.

**Bit field descriptions**

The TRCCIDR0 is a 32-bit register.

![Figure D8-9 TRCCIDR0 bit assignments](image)

RES0, [31:8]

RES0 Reserved.

PRMBL_0, [7:0]

0x0D Preamble byte 0.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCCIDR0 can be accessed through the external debug interface, offset 0xFF0.
D8.11 TRCCIDR1, ETM Component Identification Register 1

The TRCCIDR1 provides information to identify a trace component.

**Bit field descriptions**

The TRCCIDR1 is a 32-bit register.

![Figure D8-10 TRCCIDR1 bit assignments](image)

- **RES0, [31:8]**
  - Reserved.

- **CLASS, [7:4]**
  - 0x9 Debug component.

- **PRMBL_1, [3:0]**
  - 0x0 Preamble byte 1.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCCIDR1 can be accessed through the external debug interface, offset 0xFF4.
D8.12 TRCCIDR2, ETM Component Identification Register 2

The TRCCIDR2 provides information to identify a CTI component.

**Bit field descriptions**

The TRCCIDR2 is a 32-bit register.

![TRCCIDR2 bit assignments](image)

**RES0, [31:8]**

- **RES0** Reserved.

**PRMBL_2, [7:0]**

- 0x05  Preamble byte 2.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCCIDR2 can be accessed through the external debug interface, offset 0xFF8.
D8.13 TRCCIDR3, ETM Component Identification Register 3

The TRCCIDR3 provides information to identify a trace component.

**Bit field descriptions**

The TRCCIDR3 is a 32-bit register.

![Figure D8-12 TRCCIDR3 bit assignments](image)

RES0, [31:8]

RES0  Reserved.

PRMBL_3, [7:0]

0xB1  Preamble byte 3.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The TRCCIDR3 can be accessed through the external debug interface, offset 0xFFC.
D8.14     TRCCLAIMCLR, Claim Tag Clear Register

The TRCCLAIMCLR clears bits in the claim tag and determines the current value of the claim tag.

**Bit field descriptions**

The TRCCLAIMCLR is a 32-bit register.

![Figure D8-13 TRCCLAIMCLR bit assignments](image)

**RES0, [31:4]**

RES0    Reserved.

**CLR, [3:0]**

On reads, for each bit:

0    Claim tag bit is not set.
1    Claim tag bit is set.

On writes, for each bit:

0    Has no effect.
1    Clears the relevant bit of the claim tag.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCCLAIMCLR can be accessed through the external debug interface, offset 0xFA4.
D8.15 TRCCLAIMSET, Claim Tag Set Register

The TRCCLAIMSET sets bits in the claim tag and determines the number of claim tag bits implemented.

**Bit field descriptions**

The TRCCLAIMSET is a 32-bit register.

![Figure D8-14 TRCCLAIMSET bit assignments](image)

**RES0, [31:4]**

- **RES0** Reserved.

**SET, [3:0]**

On reads, for each bit:

- 0 Claim tag bit is not implemented.
- 1 Claim tag bit is implemented.

On writes, for each bit:

- 0 Has no effect.
- 1 Sets the relevant bit of the claim tag.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCCLAIMSET can be accessed through the external debug interface, offset 0xFA0.
The TRCCNTCTRL0 controls the counter.

**Bit field descriptions**

The TRCCNTCTRL0 is a 32-bit register.

![Figure D8-15 TRCCNTCTRL0 bit assignments](image)

**RES0, [31:17]**

RES0 Reserved.

**RLDSELF, [16]**

Defines whether the counter reloads when it reaches zero:
- 0: The counter does not reload when it reaches zero. The counter only reloads based on RLDTYPE and RLDSEL.
- 1: The counter reloads when it reaches zero and the resource selected by CNTTYPE and CNTSEL is also active. The counter also reloads based on RLDTYPE and RLDSEL.

**RLDTYPE, [15]**

Selects the resource type for the reload:
- 0: Single selected resource.
- 1: Boolean combined resource pair.

**RES0, [14:12]**

RES0 Reserved.

**RLDSEL, [11:8]**

Selects the resource number, based on the value of RLDTYPE:
- When RLDTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].
- When RLDTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

**CNTTYPE, [7]**

Selects the resource type for the counter:
- 0: Single selected resource.
- 1: Boolean combined resource pair.

**RES0, [6:4]**

RES0 Reserved.
CNTSEL, [3:0]

Selects the resource number, based on the value of CNTTYPE:

When CNTTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].

When CNTTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCCNTCTRLR0 can be accessed through the external debug interface, offset 0x150.
D8.17 TRCCNTCTLR1, Counter Control Register 1

The TRCCNTCTLR1 controls the counter.

Bit field descriptions

The TRCCNTCTLR1 is a 32-bit register.

RES0, [31:18]

Reserved.

CNTCHAIN, [17]

Defines whether the counter decrements when the counter reloads. This enables two counters to be used in combination to provide a larger counter:

0 The counter operates independently from the counter. The counter only decrements based on CNTTYPE and CNTSEL.
1 The counter decrements when the counter reloads. The counter also decrements when the resource selected by CNTTYPE and CNTSEL is active.

RLDSELF, [16]

Defines whether the counter reloads when it reaches zero:

0 The counter does not reload when it reaches zero. The counter only reloads based on RLDTYPE and RLDSEL.
1 The counter reloads when it is zero and the resource selected by CNTTYPE and CNTSEL is also active. The counter also reloads based on RLDTYPE and RLDSEL.

RLDTYPE, [15]

Selects the resource type for the reload:

0 Single selected resource.
1 Boolean combined resource pair.

RES0, [14:12]

Reserved.

RLDSEL, [11:8]

Selects the resource number, based on the value of RLDTYPE:

When RLDTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].
When RLDTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

CNTTYPE, [7]

Selects the resource type for the counter:
θ Single selected resource.
1 Boolean combined resource pair.

RES0, [6:4]
RES0 Reserved.

CNTSEL, [3:0]
Selects the resource number, based on the value of CNTTYPE:
When CNTTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].
When CNTTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCCNTCTLR1 can be accessed through the external debug interface, offset 0x154.
D8.18 TRCCNTRLDVرن, Counter Reload Value Registers 0-1

The TRCCNTRLDVرن define the reload value for the counter.

**Bit field descriptions**

The TRCCNTRLDVرن is a 32-bit register.

```
<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>VALUE</td>
<td></td>
</tr>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Figure D8-17 TRCCNTRLDVرن bit assignments**

RES0, [31:16]
- **RES0** Reserved.

VALUE, [15:0]
- Defines the reload value for the counter. This value is loaded into the counter each time the reload event occurs.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCCNTRLDVرن registers can be accessed through the external debug interface, offsets:

- **TRCCNTRLDVRO**
  - 0x140.

- **TRCCNTRLDVRI**
  - 0x144.
D8.19 TRCCNTVRn, Counter Value Registers 0-1

The TRCCNTVRn contain the current counter value.

**Bit field descriptions**

The TRCCNTVRn is a 32-bit register.

![Bit field assignments](image)

**Figure D8-18 TRCCNTVRn bit assignments**

**RES0, [31:16]**

- **RES0** Reserved.

**VALUE, [15:0]**

Contains the current counter value.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCCNTRL DVRn registers can be accessed through the external debug interface, offsets:

- **TRCCNTVR0** 0x160.
- **TRCCNTVR1** 0x164.
D8.20 TRCCONFIGR, Trace Configuration Register

The TRCCONFIGR controls the tracing options.

Bit field descriptions

The TRCCONFIGR is a 32-bit register.

![Figure D8-19 TRCCONFIGR bit assignments](image)

RES0, [31:18]

RES0 Reserved.

DV, [17]

Enables data value tracing. The possible values are:

0 Disables data value tracing.
1 Enables data value tracing.

DA, [16]

Enables data address tracing. The possible values are:

0 Disables data address tracing.
1 Enables data address tracing.

VMIDOPT, [15]

Configures the Virtual context identifier value used by the trace unit, both for trace generation and in the Virtual context identifier comparators. The possible values are:

0b0 VTTBR_EL2.VMID is used. If the trace unit supports a Virtual context identifier larger than the VTTBR_EL2.VMID, the upper unused bits are always zero. If the trace unit supports a Virtual context identifier larger than 8 bits and if the VTCR_EL2.VS bit forces use of an 8-bit Virtual context identifier, bits [15:8] of the trace unit Virtual context identifier are always zero.
0b1 CONTEXTIDR_EL2 is used. TRCIDR2.VMIDOPT indicates whether this field is implemented.

QE, [14:13]

Enables Q element. The possible values are:

0b0 Q elements are disabled.
0b1 Q elements in instructions are disabled. Q elements without instruction counts are disabled.
0b1Reserved.
0b11 Q elements with and without instruction counts are enabled.
RS, [12]
Enables the return stack. The possible values are:
0 Disables the return stack.
1 Enables the return stack.

Enables global timestamp tracing. The possible values are:
0 Disables global timestamp tracing.
1 Enables global timestamp tracing.

COND, [10:8]
Enables conditional instruction tracing. The possible values are:
0b000 Conditional instruction tracing is disabled.
0b001 Conditional load instructions are traced.
0b010 Conditional store instructions are traced.
0b011 Conditional load and store instructions are traced.
0b111 All conditional instructions are traced.

VMID, [7]
Enables VMID tracing. The possible values are:
0 Disables VMID tracing.
1 Enables VMID tracing.

CID, [6]
Enables context ID tracing. The possible values are:
0 Disables context ID tracing.
1 Enables context ID tracing.

RES0, [5]
RES0 Reserved.

CCI, [4]
Enables cycle counting instruction trace. The possible values are:
0 Disables cycle counting instruction trace.
1 Enables cycle counting instruction trace.

BB, [3]
Enables branch broadcast mode. The possible values are:
0 Disables branch broadcast mode.
1 Enables branch broadcast mode.

INSTP0, [2:1]
Controls whether load and store instructions are traced as P0 instructions. The possible values are:
0b00 Load and store instructions are not traced as P0 instructions.
0b01 Load instructions are traced as P0 instructions.
0b10  Store instructions are traced as P0 instructions.
0b11  Load and store instructions are traced as P0 instructions.

RES1, [0]

RES1  Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*®

The TRCCONFIGR can be accessed through the external debug interface, offset 0x010.
### D8.21 TRCDEVAFF0, Device Affinity Register 0

The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR accessible from the external debug interface.

#### Bit field descriptions

The TRCDEVAFF0 is a 32-bit register.

![Figure D8-20 TRCDEVAFF0 bit assignments](image)

**RES1, [31]**
- **RES1** Reserved.

**U, [30]**
- Indicates a single core system, as distinct from core 0 in a cluster. This value is:
  - 0: Core is part of a multiprocessor system. This is the value for implementations with more than one core, and for implementations with an ACE or CHI master interface.
  - 1: Core is part of a uniprocessor system. This is the value for single core implementations with an AXI master interface.

**RES0, [29:25]**
- **RES0** Reserved.

**MT, [24]**
- Indicates whether the lowest level of affinity consists of logical cores that are implemented using a multithreading type approach. This value is:
  - 0: Performance of cores at the lowest affinity level is largely independent.

**Aff2, [23:16]**
- Affinity level 2. Second highest level affinity field.
- Indicates the value read in the CLUSTERIDAFF2 configuration signal.

**Aff1, [15:8]**
- Affinity level 1. Third highest level affinity field.
- Indicates the value read in the CLUSTERIDAFF1 configuration signal.

**Aff0, [7:0]**
- Affinity level 0. Lowest level affinity field.
- Indicates the core number in the Cortex-A55 core. The possible values are:
  - 0x0: A cluster with one core only.
  - 0x0, 0x1: A cluster with two cores.
  - 0x0, 0x1, 0x2: A cluster with three cores.
0x0, 0x1, 0x2, 0x3  A cluster with four cores.

Bit fields and details not provided in this description are architecturally defined. See the *Arm* Architecture Reference Manual *Armv8, for Armv8-A architecture profile*.

The TRCDEVAFF0 can be accessed through the external debug interface, offset 0xFA8.
D8.22 TRCDEVAFF1, Device Affinity Register 1

The TRCDEVAFF1 is a read-only copy of MPIDR_EL1[63:32] as seen from EL3, unaffected by VMPIDR_EL2.
D8.23 TRCDEVARCH, Device Architecture Register

The TRCDEVARCH identifies the ETM trace unit as an ETMv4 component.

Bit field descriptions

The TRCDEVARCH is a 32-bit register.

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>21-20</th>
<th>16-15</th>
<th>15-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ARCHITECT</td>
<td>REVISION</td>
<td>ARCHID</td>
<td>PRESENT</td>
</tr>
</tbody>
</table>

Figure D8-21 TRCDEVARCH bit assignments

ARCHITECT, [31:21]

Defines the architect of the component:

- 0x4  Arm JEP continuation.
- 0x3B Arm JEP 106 code.

PRESENT, [20]

Indicates the presence of this register:

- 0b1  Register is present.

REVISION, [19:16]

Architecture revision:

- 0x02  Architecture revision 2.

ARCHID, [15:0]

Architecture ID:

- 0x4A13  ETMv4 component.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCDEVARCH can be accessed through the external debug interface, offset 0xFBC.
D8.24 TRCDEVID, Device ID Register

The TRCDEVID indicates the capabilities of the ETM trace unit.

**Bit field descriptions**

The TRCDEVID is a 32-bit register.

```
<table>
<thead>
<tr>
<th>31</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEVID</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Figure D8-22 TRCDEVID bit assignments**

**DEVID, [31:0]**

RAZ. There are no component-defined capabilities.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCDEVID can be accessed through the external debug interface, offset 0xFC8.
D8.25 TRCDEVTYPE, Device Type Register

The TRCDEVTYPE indicates the type of the component.

**Bit field descriptions**

The TRCDEVTYPE is a 32-bit register.

![Figure D8-23 TRCDEVTYPE bit assignments](image)

- **RES0, [31:8]**
  - Reserved.

- **SUB, [7:4]**
  - The sub-type of the component:
    - 0b0001  Core trace.

- **MAJOR, [3:0]**
  - The main type of the component:
    - 0b0011  Trace source.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCDEVTYPE can be accessed through the external debug interface, offset 0xFCC.
TRCEVENTCTL0R, Event Control 0 Register

The TRCEVENTCTL0R controls the tracing of events in the trace stream. The events also drive the external outputs from the ETM trace unit. The events are selected from the Resource Selectors.

Bit field descriptions

The TRCEVENTCTL0R is a 32-bit register.

![TRCEVENTCTL0R bit assignments]

**TYPE3, [31]**
Selects the resource type for trace event 3:

0 Single selected resource.

1 Boolean combined resource pair.

**RES0, [30:28]**

Reserved.

**SEL3, [27:24]**
Selects the resource number, based on the value of TYPE3:

When TYPE3 is 0, selects a single selected resource from 0-15 defined by bits[3:0].

When TYPE3 is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

**TYPE2, [23]**
Selects the resource type for trace event 2:

0 Single selected resource.

1 Boolean combined resource pair.

**RES0, [22:20]**

Reserved.

**SEL2, [19:16]**
Selects the resource number, based on the value of TYPE2:

When TYPE2 is 0, selects a single selected resource from 0-15 defined by bits[3:0].

When TYPE2 is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

**TYPE1, [15]**
Selects the resource type for trace event 1:

0 Single selected resource.

1 Boolean combined resource pair.

**RES0, [14:12]**
SEL1, [11:8]  
Selects the resource number, based on the value of TYPE1:
When TYPE1 is 0, selects a single selected resource from 0-15 defined by bits[3:0].
When TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

TYPE0, [7]  
Selects the resource type for trace event 0:
0 Single selected resource.
1 Boolean combined resource pair.

RES0, [6:4]  
RES0 Reserved.

SEL0, [3:0]  
Selects the resource number, based on the value of TYPE0:
When TYPE0 is 0, selects a single selected resource from 0-15 defined by bits[3:0].
When TYPE0 is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCEVENTCTL0R can be accessed through the external debug interface, offset 0x020.
D8.27 TRCEVENTCTL1R, Event Control 1 Register

The TRCEVENTCTL1R controls the behavior of the events that TRCEVENTCTL0R selects.

**Bit field descriptions**

The TRCEVENTCTL1R is a 32-bit register.

![TRCEVENTCTL1R bit assignments](image)

**RES0, [31:13]**

RES0 Reserved.

**LPOVERRIDE, [12]**

Low-power state behavior override:

0  Low-power state behavior unaffected.
1  Low-power state behavior overridden. The resources and Event trace generation are unaffected by entry to a low-power state.

**ATB, [11]**

ATB trigger enable:

0  ATB trigger disabled.
1  ATB trigger enabled.

**RES0, [10:4]**

RES0 Reserved.

**EN, [3:0]**

One bit per event, to enable generation of an event element in the instruction trace stream when the selected event occurs:

0  Event does not cause an event element.
1  Event causes an event element.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual* *Armv8, for Armv8-A architecture profile*.

The TRCEVENTCTL1R can be accessed through the external debug interface, offset 0x024.
D8.28 TRCEXTINSELR, External Input Select Register

The TRCEXTINSELR controls the selectors that choose an external input as a resource in the ETM trace unit. You can use the Resource Selectors to access these external input resources.

Bit field descriptions

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0[31:29]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>RES0[23:21]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>RES0[15:13]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>RES0[7:5]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>SEL0[4:0]</td>
<td>Selects an event from the external input bus for External Input Resource 0.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCEXTINSELR can be accessed through the external debug interface, offset 0x120.
D8.29 TRCIDR0, ID Register 0

The TRCIDR0 returns the tracing capabilities of the ETM trace unit.

Bit field descriptions

The TRCIDR0 is a 32-bit register.

![TRCIDR0 bit assignments](image)

RES0, [31:30]

- RES0 Reserved.

COMMOPT, [29]

- Indicates the meaning of the commit field in some packets:
  - 1 Commit mode 1.

TSSIZE, [28:24]

- Global timestamp size field:
  - 0b01000 Implementation supports a maximum global timestamp of 64 bits.

RES0, [23:17]

- RES0 Reserved.

QSUPP, [16:15]

- Indicates Q element support:
  - 0b0 Q elements not supported.

QFILT, [14]

- Indicates Q element filtering support:
  - 0b0 Q element filtering not supported.

CONDTYPE, [13:12]

- Indicates how conditional results are traced:
  - 0b0 Conditional trace not supported.

NUMEVENT, [11:10]

- Number of events supported in the trace, minus 1:
  - 0b11 Four events supported.

RETSTACK, [9]
Return stack support:
1  Return stack implemented.

RES0, [8]
RES0  Reserved.

TRCCCI, [7]
Support for cycle counting in the instruction trace:
1  Cycle counting in the instruction trace is implemented.

TRCCOND, [6]
Support for conditional instruction tracing:
0  Conditional instruction tracing is not supported.

TRCBB, [5]
Support for branch broadcast tracing:
1  Branch broadcast tracing is implemented.

TRCDATA, [4:3]
Conditional tracing field:
0b00  Tracing of data addresses and data values is not implemented.

INSTP0, [2:1]
P0 tracing support field:
0b00  Tracing of load and store instructions as P0 elements is not supported.

RES1, [0]
RES1  Reserved.

Bit fields and details not provided in this description are architecturally defined. See the Arm®

The TRCIDR0 can be accessed through the external debug interface, offset 0x1E0.
**D8.30 TRCIDR1, ID Register 1**

The TRCIDR1 returns the base architecture of the trace unit.

**Bit field descriptions**

The TRCIDR1 is a 32-bit register.

---

<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>DESIGNER</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RES1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRCARCHMAJ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRCARCHMIN</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REVISION</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**DESIGNER, [31:24]**

Indicates which company designed the trace unit:

0x41 Arm.

**RES0, [23:16]**

RES0 Reserved.

**RES1, [15:12]**

RES1 Reserved.

**TRCARCHMAJ, [11:8]**

Major trace unit architecture version number:

0b0100 ETMv4.

**TRCARCHMIN, [7:4]**

Minor trace unit architecture version number:

0x2 ETMv4.2

**REVISION, [3:0]**

Trace unit implementation revision number:

2 ETM revision.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCIDR1 can be accessed through the external debug interface, offset 0x1E4.
D8.31 TRCIDR2, ID Register 2

The TRCIDR2 returns the maximum size of six parameters in the trace unit.

The parameters are:
• Cycle counter.
• Data value.
• Data address.
• VMID.
• Context ID.
• Instruction address.

Bit field descriptions

The TRCIDR2 is a 32-bit register.

<table>
<thead>
<tr>
<th>31</th>
<th>29</th>
<th>28</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>24</td>
<td>20</td>
</tr>
<tr>
<td>19</td>
<td>15</td>
<td>14</td>
</tr>
<tr>
<td>10</td>
<td>9</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

- **CCSIZE**, [28:25]  
  Size of the cycle counter in bits minus 12:
  - @x0  
  The cycle counter is 12 bits in length.

- **DVSIZE**, [24:20]  
  Data value size in bytes:
  - @x0@0  
  Data value tracing is not implemented.

- **DASIZE**, [19:15]  
  Data address size in bytes:
  - @x0@0  
  Data address tracing is not implemented.

- **VMIDSIZE**, [14:10]  
  Virtual Machine ID size:
  - @x4  
  Maximum of 32-bit Virtual Machine ID size.

- **CIDSIZE**, [9:5]  
  Context ID size in bytes:
The TRCIDR2 can be accessed through the external debug interface, offset 0x1E8.
D8.32 TRCIDR3, ID Register 3

The TRCIDR3 indicates:

- Whether TRCVICTLR is supported.
- The number of cores available for tracing.
- If an Exception level supports instruction tracing.
- The minimum threshold value for instruction trace cycle counting.
- Whether the synchronization period is fixed.
- Whether TRCSTALLCTLR is supported and if so whether it supports trace overflow prevention and supports stall control of the core.

Bit field descriptions

The TRCIDR3 is a 32-bit register.

![TRCIDR3 Bit Assignments](image)

**NOOVERFLOW, [31]**

Indicates whether TRCSTALLCTLR.NOOVERFLOW is implemented:

0     TRCSTALLCTLR.NOOVERFLOW is not implemented.

**NUMPROC, [30:28]**

Indicates the number of cores available for tracing:

0b000  The trace unit can trace one core, ETM trace unit sharing not supported.

**SYSSTALL, [27]**

Indicates whether stall control is implemented:

1     The system supports core stall control.

**STALLCTL, [26]**

Indicates whether TRCSTALLCTLR is implemented:

1     TRCSTALLCTLR is implemented.

This field is used in conjunction with SYSSTALL.

**SYNCPR, [25]**

Indicates whether there is a fixed synchronization period:
TRCSYNCR is read-write so software can change the synchronization period.

**TRCERR, [24]**

 Indicates whether TRCVICTLR.TRCERR is implemented:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TRCVICTLR.TRCERR is implemented.</td>
</tr>
</tbody>
</table>

**EXLEVEL_NS, [23:20]**

 Each bit controls whether instruction tracing in Non-secure state is implemented for the corresponding Exception level:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0111</td>
<td>Instruction tracing is implemented for Non-secure EL0, EL1, and EL2 Exception levels.</td>
</tr>
</tbody>
</table>

**EXLEVEL_S, [19:16]**

 Each bit controls whether instruction tracing in Secure state is implemented for the corresponding Exception level:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b1011</td>
<td>Instruction tracing is implemented for Secure EL0, EL1, and EL3 Exception levels.</td>
</tr>
</tbody>
</table>

**RES0, [15:12]**

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

**CCITMIN, [11:0]**

 The minimum value that can be programmed in TRCCCTLR.THRESHOLD:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x04</td>
<td>Instruction trace cycle counting minimum threshold is 4.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The TRCIDR3 can be accessed through the external debug interface, offset 0x1EC.
### D8.33 TRCIDR4, ID Register 4

The TRCIDR4 indicates the resources available in the ETM trace unit.

#### Bit field descriptions

The TRCIDR4 is a 32-bit register.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:28</td>
<td>NUMVMIDC, Indicates the number of VMID comparators available for tracing:</td>
</tr>
<tr>
<td>27:24</td>
<td>NUMCIDC, Indicates the number of CID comparators available for tracing:</td>
</tr>
<tr>
<td>23:20</td>
<td>NUMSSCC, Indicates the number of single-shot comparator controls available:</td>
</tr>
<tr>
<td>19:16</td>
<td>NUMRSPAIRS, Indicates the number of resource selection pairs available:</td>
</tr>
<tr>
<td>15:12</td>
<td>NUMPC, Indicates the number of core comparator inputs available:</td>
</tr>
<tr>
<td>11:9</td>
<td>RES0, Reserved</td>
</tr>
<tr>
<td>8</td>
<td>SUPPDAC, Indicates whether the implementation supports data address comparisons:</td>
</tr>
<tr>
<td>7:4</td>
<td>NUMDVC, Indicates the number of data value comparators available:</td>
</tr>
<tr>
<td>3:0</td>
<td>NUMACPAIRS, Indicates the number of address comparator pairs available:</td>
</tr>
</tbody>
</table>

#### NUMVMIDC, [31:28]
Indicates the number of VMID comparators available for tracing:

- $\times 1$: One VMID comparator is available.

#### NUMCIDC, [27:24]
Indicates the number of CID comparators available for tracing:

- $\times 1$: One Context ID comparator is available.

#### NUMSSCC, [23:20]
Indicates the number of single-shot comparator controls available for tracing:

- $\times 1$: One single-shot comparator control is available.

#### NUMRSPAIRS, [19:16]
Indicates the number of resource selection pairs available for tracing:

- $\times 7$: Eight resource selection pairs are available.

#### NUMPC, [15:12]
Indicates the number of core comparator inputs available for tracing:

- $\times 0$: Core comparator inputs are not implemented.

#### RES0, [11:9]
Reserved.

#### SUPPDAC, [8]
Indicates whether the implementation supports data address comparisons: This value is:

- $\times 0$: Data address comparisons are not implemented.

#### NUMDVC, [7:4]
Indicates the number of data value comparators available for tracing:

- $\times 0$: Data value comparators not implemented.

#### NUMACPAIRS, [3:0]
Indicates the number of address comparator pairs available for tracing:
\(0x4\) Four address comparator pairs are implemented.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*\textsuperscript{*} Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCIDR4 can be accessed through the external debug interface, offset \(0x1F0\).
**D8.34 TRCIDR5, ID Register 5**

The TRCIDR5 returns how many resources the trace unit supports.

**Bit field descriptions**

![Figure D8-32 TRCIDR5 bit assignments]

- **REDFUNCNTR, [31]**
  - Reduced Function Counter implemented:
  - 0 Reduced Function Counter not implemented.

- **NUMCNTR, [30:28]**
  - Number of counters implemented:
  - 0b010 Two counters implemented.

- **NUMSEQSTATE, [27:25]**
  - Number of sequencer states implemented:
  - 0b100 Four sequencer states implemented.

- **RES0, [24]**
  - RES0 Reserved.

- **LPOVERRIDE, [23]**
  - Low-power state override support:
  - 1 Low-power state override support implemented.

- **ATBTRIG, [22]**
  - ATB trigger support:
  - 1 ATB trigger support implemented.

- **TRACEIDSIZE, [21:16]**
  - Number of bits of trace ID:
  - 0x07 Seven-bit trace ID implemented.

- **RES0, [15:12]**
  - RES0 Reserved.

- **NUMEXTINSEL, [11:9]**
Number of external input selectors implemented:

\(0b100\)  Four external input selectors implemented.

**NUMEXTIN, [8:0]**

Number of external inputs implemented:

\(0x1E\)  30 external inputs implemented.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual* *Armv8, for Armv8-A architecture profile*.

The TRCIDR5 can be accessed through the external debug interface, offset \(0x1F4\).
D8.35 TRCIDR8, ID Register 8

The TRCIDR8 returns the maximum speculation depth of the instruction trace stream.

**Bit field descriptions**

The TRCIDR8 is a 32-bit register.

```
+----+----+----+----+----+----+----+----+
|31  | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    |    |
|    |    |    |    |    |    |    | 0  |
```

**MAXSPEC, [31:0]**

The maximum number of P0 elements in the trace stream that can be speculative at any time.

0 Maximum speculation depth of the instruction trace stream.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCIDR8 can be accessed through the external debug interface, offset 0x180.
D8.36 TRCIDR9, ID Register 9

The TRCIDR9 returns the number of P0 right-hand keys that the trace unit can use.

**Bit field descriptions**

The TRCIDR9 is a 32-bit register.

| 31 | 0 |
|-------------------|
| NUMP0KEY |

Figure D8-34 TRCIDR9 bit assignments

**NUMP0KEY, [31:0]**

The number of P0 right-hand keys that the trace unit can use.

- 0 Number of P0 right-hand keys.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCIDR9 can be accessed through the external debug interface, offset 0x184.
D8.37 TRCIDR10, ID Register 10

The TRCIDR10 returns the number of P1 right-hand keys that the trace unit can use.

Bit field descriptions
The TRCIDR10 is a 32-bit register.

```
+---------+---------+---------+---------+---------+---------+---------+---------+
| 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      | 15      | 14      | 13      | 12      | 11      | 10      | 0       |
| NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY | NUMP1KEY |
```

Figure D8-35 TRCIDR10 bit assignments

NUMP1KEY, [31:0]

The number of P1 right-hand keys that the trace unit can use.

0 Number of P1 right-hand keys.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual for Armv8-A architecture profile.

The TRCIDR10 can be accessed through the external debug interface, offset 0x188.
The TRCIDR11 returns the number of special P1 right-hand keys that the trace unit can use.

**Bit field descriptions**

The TRCIDR11 is a 32-bit register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| NUMP1SPC |

Figure D8-36  TRCIDR11 bit assignments

**NUMP1SPC, [31:0]**

The number of special P1 right-hand keys that the trace unit can use.

0  Number of special P1 right-hand keys.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCIDR11 can be accessed through the external debug interface, offset 0x18C.
D8.39 TRCIDR12, ID Register 12

The TRCIDR12 returns the number of conditional instruction right-hand keys that the trace unit can use.

**Bit field descriptions**

The TRCIDR10 is a 32-bit register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   NUMCONDKEY |

**Figure D8-37 TRCIDR12 bit assignments**

**NUMCONDKEY, [31:0]**

The number of conditional instruction right-hand keys that the trace unit can use, including normal and special keys.

0 Number of conditional instruction right-hand keys.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCIDR12 can be accessed through the external debug interface, offset 0x190.
D8.40  TRCIDR13, ID Register 13

The TRCIDR13 returns the number of special conditional instruction right-hand keys that the trace unit can use.

Bit field descriptions

The TRCIDR11 is a 32-bit register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| NUMCONDSPC |

Figure D8-38  TRCIDR13 bit assignments

NUMCONDSPC, [31:0]

The number of special conditional instruction right-hand keys that the trace unit can use, including normal and special keys.

0  Number of special conditional instruction right-hand keys.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCIDR13 can be accessed through the external debug interface, offset 0x194.
D8.41 TRCIMSPEC0, IMPLEMENTATION SPECIFIC Register 0

The TRCIMSPEC0 shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided.

**Bit field descriptions**

The TRCIMSPEC0 is a 32-bit register.

![Figure D8-39 TRCIMSPEC0 bit assignments](image)

<table>
<thead>
<tr>
<th>Bit Field</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0, [31:4]</td>
</tr>
<tr>
<td>RES0</td>
</tr>
</tbody>
</table>

**SUPPORT, [3:0]**

0 | No IMPLEMENTATION SPECIFIC extensions are supported.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCIMSPEC0 can be accessed through the external debug interface, offset 0x1c0.
D8.42 TRCITATBIDR, Integration ATB Identification Register

The TRCITATBIDR sets the state of output pins, mentioned in the bit descriptions in this section.

**Bit field descriptions**

The TRCITATBIDR is a 32-bit register.

```
<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Figure D8-40 TRCITATBIDR bit assignments

[31:7]
Reserved. Read undefined.

**ID, [6:0]**

Drives the ATIDMn[6:0] output pins.

- When a bit is set to 0, the corresponding output pin is LOW.
- When a bit is set to 1, the corresponding output pin is HIGH.

The TRCITATBIDR bit values correspond to the physical state of the output pins.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCITATBIDR can be accessed through the external debug interface, offset 0xEE4.
D8.43 TRCITCTRL, Integration Mode Control Register

The TRCITCTRL enables topology detection or integration testing, by putting the ETM trace unit into integration mode.

Bit field descriptions

The TRCITCTRL is a 32-bit register.

RES0, [31:1]

RES0 Reserved.

IME, [0]

Integration mode enable bit. The possible values are:

0 The trace unit is not in integration mode.

1 The trace unit is in integration mode. This mode enables:
  - A debug agent to perform topology detection.
  - SoC test software to perform integration testing.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCITCTRL can be accessed through the external debug interface, offset 0xF00.
**D8.44 TRCITIATBINR, Integration Instruction ATB In Register**

The TRCITIATBINR reads the state of the input pins described in this section.

**Bit field descriptions**

The TRCITIATBINR is a 32-bit register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Reserved | | | | | | | | | | | | | | | | | | | | | | | | | | AFVALIDM | ATREADYM |

For all non-reserved bits:
- When an input pin is LOW, the corresponding register bit is 0.
- When an input pin is HIGH, the corresponding register bit is 1.
- The TRCITIATBINR bit values always correspond to the physical state of the input pins.

**[31:2]**

Reserved. Read undefined.

**AFVALIDM, [1]**

Returns the value of the AFVALIDMn input pin.

**ATREADYM, [0]**

Returns the value of the ATREADYMn input pin.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCITIATBINR can be accessed through the external debug interface, offset 0xEF4.
### D8.45 TRCITIATBOUTR, Integration Instruction ATB Out Register

The TRCITIATBOUTR sets the state of the output pins mentioned in the bit descriptions in this section.

#### Bit field descriptions

The TRCITIATBOUTR is a 32-bit register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
|     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| **Reserved** |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| **BYTES** |     |     |     |     |     | **Reserved** |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| **AFREADY** |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| **ATVALID** |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

**Figure D8-43 TRCITIATBOUTR bit assignments**

For all non-reserved bits:
- When a bit is set to 0, the corresponding output pin is LOW.
- When a bit is set to 1, the corresponding output pin is HIGH.
- The TRCITIATBOUTR bit values always correspond to the physical state of the output pins.

**[31:10]**

Reserved. Read undefined.

**BYTES, [9:8]**

Drives the ATBYTESMn[1:0] output pins.

**[7:2]**

Reserved. Read undefined.

**AFREADY, [1]**

Drives the AFREADYMn output pin.

**ATVALID, [0]**

Drives the ATVALIDMn output pin.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCITIATBOUTR can be accessed through the external debug interface, offset 0xEFC.
D8.46 TRCITIDATAR, Integration Instruction ATB Data Register

The TRCITIDATAR sets the state of the ATDATAMn output pins shown in the TRCITIDATAR bit assignments table.

**Bit field descriptions**

The TRCITIDATAR is a 32-bit register.

![Figure D8-44 TRCITIDATAR bit assignments](image)

RES0, [31:5]  

RES0 Reserved.

ATDATAM[31], [4]  

Drives the ATDATAM[31] output.\(^n\)

ATDATAM[23], [3]  

Drives the ATDATAM[23] output.\(^n\)

ATDATAM[15], [2]  

Drives the ATDATAM[15] output.\(^n\)

ATDATAM[7], [1]  

Drives the ATDATAM[7] output.\(^n\)

ATDATAM[0], [0]  

Drives the ATDATAM[0] output.\(^n\)

Bit fields and details not provided in this description are architecturally defined. See the Arm\(^*\) Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCITIDATAR can be accessed through the external debug interface, offset 0xEEC.

---

\(^n\) When a bit is set to 0, the corresponding output pin is LOW. When a bit is set to 1, the corresponding output pin is HIGH. The TRCITIDATAR bit values correspond to the physical state of the output pins.
D8.47 TRCLAR, Software Lock Access Register

The TRCLAR controls access to registers using the memory-mapped interface, when PADDRDBG31 is LOW.

When the software lock is set, write accesses using the memory-mapped interface to all ETM trace unit registers are ignored, except for write accesses to the TRCLAR.

When the software lock is set, read accesses of TRCPDSR do not change the TRCPDSR.STICKYPD bit. Read accesses of all other registers are not affected.

Bit field descriptions

The TRCLAR is a 32-bit register.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>KEY</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure D8-45 TRCLAR bit assignments

KEY, [31:0]

Software lock key value:

0xC5ACCE55 Clear the software lock.

All other write values set the software lock.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCLAR can be accessed through the external debug interface, offset 0xFB0.
D8.48 TRCLSR, Software Lock Status Register

The TRCLSR determines whether the software lock is implemented, and indicates the current status of the software lock.

**Bit field descriptions**

The TRCLSR is a 32-bit register.

![TRCLSR bit assignments](image)

- **RES0, [31:3]**
  - **RES0** Reserved.

- **nTT, [2]**
  - Indicates size of TRCLAR:
    - 0 TRCLAR is always 32 bits.

- **SLK, [1]**
  - Software lock status:
    - 0 Software lock is clear.
    - 1 Software lock is set.

- **SLI, [0]**
  - Indicates whether the software lock is implemented on this interface.
    - 1 Software lock is implemented on this interface.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCLSR can be accessed through the external debug interface, offset 0xFB4.
D8.49 TRCCNTVRn, Counter Value Registers 0-1

The TRCCNTVRn contains the current counter value.

**Bit field descriptions**

The TRCCNTVRn is a 32-bit register.

<table>
<thead>
<tr>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>VALUE</td>
</tr>
<tr>
<td>RES0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure D8-47 TRCCNTVRn bit assignments

RES0, [31:16]

RES0 Reserved.

VALUE, [15:0]

Contains the current counter value.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCCNTVRn registers can be accessed through the external debug interface, offsets:

**TRCCNTVR0**

0x160.

**TRCCNTVR1**

0x164.
D8.50 TRCOSLAR, OS Lock Access Register

The TRCOSLAR sets and clears the OS Lock, to lock out external debugger accesses to the ETM trace unit registers.

**Bit field descriptions**

The TRCOSLAR is a 32-bit register.

![TRCOSLAR bit assignments](image)

<table>
<thead>
<tr>
<th>RES0</th>
<th>OSLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

**OSLK, [0]**

OS Lock key value:

0   Unlock the OS Lock.
1   Lock the OS Lock.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCOSLAR can be accessed through the external debug interface, offset 0x300.
TRCOSLSR, OS Lock Status Register

The TRCOSLSR returns the status of the OS Lock.

**Bit field descriptions**

The TRCOSLSR is a 32-bit register.

![Figure D8-49 TRCOSLSR bit assignments](image)

**RES0, [31:4]**

RES0 Reserved.

**OSLM[1], [3]**

OS Lock model [1] bit. This bit is combined with OSLM[0] to form a two-bit field that indicates the OS Lock model is implemented.

The value of this field is always 0b10, indicating that the OS Lock is implemented.

**nTT, [2]**

This bit is RAZ, that indicates that software must perform a 32-bit write to update the TRCOSLAR.

**OSLK, [1]**

OS Lock status bit:

0 OS Lock is unlocked.
1 OS Lock is locked.

**OSLM[0], [0]**

OS Lock model [0] bit. This bit is combined with OSLM[1] to form a two-bit field that indicates the OS Lock model is implemented.

The value of this field is always 0b10, indicating that the OS Lock is implemented.

Bit fields and details not provided in this description are architecturally defined. See the [Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile](link).

The TRCOSLSR can be accessed through the external debug interface, offset 0x304.
D8.52 TRCPDCR, Power Down Control Register

The TRCPDCR request to the system power controller to keep the ETM trace unit powered up.

**Bit field descriptions**

The TRCPDCR is a 32-bit register.

![Figure D8-50 TRCPDCR bit assignments](image)

RES0, [31:4]

RES0 Reserved.

PU, [3]

Powerup request, to request that power to the ETM trace unit and access to the trace registers is maintained:

0 Power not requested.
1 Power requested.

This bit is reset to 0 on a trace unit reset.

RES0, [2:0]

RES0 Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The TRCPDCR can be accessed through the external debug interface, offset 0x310.
The TRCPDSR indicates the power down status of the ETM trace unit.

**Bit field descriptions**

The TRCPDSR is a 32-bit register.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0, [31:6]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>STICKYPD, [1]</td>
<td>Sticky power down state.</td>
</tr>
<tr>
<td>POWER, [0]</td>
<td>Indicates the ETM trace unit is powered:</td>
</tr>
</tbody>
</table>

- 0: ETM trace unit is not powered. The trace registers are not accessible and they all return an error response.
- 1: ETM trace unit is powered. All registers are accessible.

This bit is set to 1 when power to the ETM trace unit registers is removed, to indicate that programming state has been lost. It is cleared after a read of the TRCPDSR.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The TRCPDSR can be accessed through the external debug interface, offset 0x314.
D8.54 TRCPIRD0, ETM Peripheral Identification Register 0

The TRCPIRD0 provides information to identify a trace component.

**Bit field descriptions**

The TRCPIRD0 is a 32-bit register.

![TRCPIRD0 bit assignments](image)

**RES0**, [31:8]  
RES0  Reserved.

**Part_0**, [7:0]  
0x05  Least significant byte of the ETM trace unit part number.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCPIRD0 can be accessed through the external debug interface, offset 0xFE0.
D8.55  TRCPIDR1, ETM Peripheral Identification Register 1

The TRCPIDR1 provides information to identify a trace component.

**Bit field descriptions**

The TRCPIDR1 is a 32-bit register.

```
+------------------+-+-------------------+
|      31           |  8:7               |
|                  |  4:3               |
|                  |  0                 |
|                  |                   |
|                  |  RES0              |
|                  |                   |
|                  |  DES_0             |
|                  |                   |
|                  |  Part_1            |
```

Figure D8-53  TRCPIDR1 bit assignments

RES0, [31:8]  

RES0  Reserved.

DES_0, [7:4]  

0xB  Arm Limited. This is bits[3:0] of JEP106 ID code.

Part_1, [3:0]  

0xD  Most significant four bits of the ETM trace unit part number.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® Architecture Reference Manual *Armv8, for Armv8-A architecture profile*.

The TRCPIDR1 can be accessed through the external debug interface, offset 0xFE4.
TRCPIDR2, ETM Peripheral Identification Register 2

The TRCPIDR2 provides information to identify a trace component.

**Bit field descriptions**

The TRCPIDR2 is a 32-bit register.

<table>
<thead>
<tr>
<th>Bit field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0, [31:8]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>Revision, [7:4]</td>
<td>ETM revision.</td>
</tr>
<tr>
<td>JEDEC, [3]</td>
<td>Indicates a JEP106 identity code is used.</td>
</tr>
<tr>
<td>DES_1, [2:0]</td>
<td>Arm Limited. This is bits[6:4] of JEP106 ID code.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCPIDR2 can be accessed through the external debug interface, offset 0xFE8.
D8.57 TRCPIDR3, ETM Peripheral Identification Register 3

The TRCPIDR3 provides information to identify a trace component.

**Bit field descriptions**

The TRCPIDR3 is a 32-bit register.

![TRCPIDR3 Bit Assignments](image)

RES0, [31:8]

RES0 Reserved.

REV AND, [7:4]

0x0 Part minor revision.

CMOD, [3:0]

0x0 Not customer modified.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCPIDR3 can be accessed through the external debug interface, offset 0xFEC.
D8.58 TRCPIDR4, ETM Peripheral Identification Register 4

The TRCPIDR4 provides information to identify a trace component.

**Bit field descriptions**

The TRCPIDR4 is a 32-bit register.

![Figure D8-56 TRCPIDR4 bit assignments](image)

<table>
<thead>
<tr>
<th>bit field</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0, [31:8]</td>
<td>Reserved</td>
</tr>
<tr>
<td>Size, [7:4]</td>
<td>Size of the component. Log2 the number of 4KB pages from the start of the component to the end of the component ID registers.</td>
</tr>
<tr>
<td>DES_2, [3:0]</td>
<td>Arm Limited. This is bits[3:0] of the JEP106 continuation code.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCPIDR4 can be accessed through the external debug interface, offset 0xFD0.
D8.59 TRCPIDRn, ETM Peripheral Identification Registers 5-7

No information is held in the Peripheral ID5, Peripheral ID6, and Peripheral ID7 Registers. They are reserved for future use and are RES0.
D8.60 TRCPRGCTRLR, Programming Control Register

The TRCPRGCTRLR enables the ETM trace unit.

**Bit field descriptions**

The TRCPRGCTRLR is a 32-bit register.

```
+------------------+-
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
+------------------+-
|                  |   | 1  | 0  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | RES0 |
+------------------+-
```

Figure D8-57 TRCPRGCTRLR bit assignments

**RES0, [31:1]**

RES0  Reserved.

**EN, [0]**

Trace program enable:

0  The ETM trace unit interface in the core is disabled, and clocks are enabled only when necessary to process APB accesses, or drain any already generated trace. This is the reset value.

1  The ETM trace unit interface in the core is enabled, and clocks are enabled. Writes to most trace registers are **IGNORED**.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCPRGCTRLR can be accessed through the external debug interface, offset 0x004.
D8.61 TRCRSCTLRn, Resource Selection Control Registers 2-16

The TRCRSCTLRn controls the trace resources. There are eight resource pairs, the first pair is predefined as \{0,1,pair=0\} and having reserved select registers. This leaves seven pairs to be implemented as programmable selectors.

### Bit field descriptions

The TRCRSCTLRn is a 32-bit register.

![Figure D8-58 TRCRSCTLRn bit assignments](image)

**RES0, [31:22]**

- Reserved.

**PAIRINV, [21]**

- Inverts the result of a combined pair of resources.
- This bit is implemented only on the lower register for a pair of resource selectors.

**INV, [20]**

- Inverts the selected resources:
  - 0: Resource is not inverted.
  - 1: Resource is inverted.

**RES0, [19]**

- Reserved.

**GROUP, [18:16]**

- Selects a group of resources. See the *Arm® ETM Architecture Specification, ETMv4* for more information.

**RES0, [15:8]**

- Reserved.

**SELECT, [7:0]**

- Selects one or more resources from the required group. One bit is provided for each resource from the group.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCRSCTLRn can be accessed through the external debug interface, offset \(0x208-0x23C\).
The TRCSEQEVn defines the sequencer transitions that progress to the next state or backwards to the previous state. The ETM trace unit implements a sequencer state machine with up to four states.

**Bit field descriptions**

The TRCSEQEVn is a 32-bit register.

### RES0, [31:16]

RES0: Reserved.

### B TYPE, [15]

Selects the resource type to move backwards to this state from the next state:

- 0: Single selected resource.
- 1: Boolean combined resource pair.

### RES0, [14:12]

RES0: Reserved.

### B SEL, [11:8]

Selects the resource number, based on the value of B TYPE:

- When B TYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].
- When B TYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

### F TYPE, [7]

Selects the resource type to move forwards from this state to the next state:

- 0: Single selected resource.
- 1: Boolean combined resource pair.

### RES0, [6:4]

RES0: Reserved.

### F SEL, [3:0]

Selects the resource number, based on the value of F TYPE:

- When F TYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].
- When F TYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The TRCSEQEVn registers can be accessed through the external debug interface, offsets:
TRCSEQEVR0
0x100.

TRCSEQEVR1
0x104.

TRCSEQEVR2
0x108.
D8.63 TRCSEQRSTEVR, Sequencer Reset Control Register

The TRCSEQRSTEVR resets the sequencer to state 0.

Bit field descriptions

The TRCSEQRSTEVR is a 32-bit register

![Figure D8-60 TRCSEQRSTEVR bit assignments](image)

**RES0, [31:8]**

RES0 Reserved.

**RESETTYPE, [7]**

Selects the resource type to move back to state 0:

- 0 Single selected resource.
- 1 Boolean combined resource pair.

**RES0, [6:4]**

RES0 Reserved.

**RESETSEL, [3:0]**

Selects the resource number, based on the value of RESETTYPE:

- When RESETTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].
- When RESETTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCSEQRSTEVR can be accessed through the external debug interface, offset 0x118.
D8.64 TRCSEQSTR, Sequencer State Register

The TRCSEQSTR holds the value of the current state of the sequencer.

**Bit field descriptions**

The TRCSEQSTR is a 32-bit register

![TRCSEQSTR bit assignments](image)

**RES0, [31:2]**

RES0  Reserved.

**STATE, [1:0]**

Current sequencer state:

0b00  State 0.
0b01  State 1.
0b10  State 2.
0b11  State 3.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCSEQSTR can be accessed through the external debug interface, offset 0x11C.
D8.65 TRCSSCCR0, Single-Shot Comparator Control Register 0

The TRCSSCCR0 controls the single-shot comparator.

**Bit field descriptions**

The TRCSSCSR0 is a 32-bit register

![Figure D8-62 TRCSSCCR0 bit assignments](image)

**RES0, [31:25]**

RES0  Reserved.

**RST, [24]**

Enables the single-shot comparator resource to be reset when it occurs, to enable another comparator match to be detected:
1  Reset enabled. Multiple matches can occur.

**RES0, [23:20]**

RES0  Reserved.

**ARC, [19:16]**

Selects one or more address range comparators for single-shot control.

One bit is provided for each implemented address range comparator.

**RES0, [15:8]**

RES0  Reserved.

**SAC, [7:0]**

Selects one or more single address comparators for single-shot control.

One bit is provided for each implemented single address comparator.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCSSCCR0 can be accessed through the external debug interface, offset 0x280.
D8.66  TRCSSCSR0, Single-Shot Comparator Status Register 0

The TRCSSCSR0 indicates the status of the single-shot comparator. TRCSSCSR0 is sensitive to instruction addresses.

Bit field descriptions

The TRCSSCSR0 is a 32-bit register

```
31 30  |  |  |  |  |  |  | 3 2 1 0
 STATUS | | | | | | | | | | | | | DV
          | | | | | | | | | | | | | DA
          | | | | | | | | | | | | | INST
 RES0
```

Figure D8-63  TRCSSCSR0 bit assignments

STATUS, [31]

Single-shot status. This indicates whether any of the selected comparators have matched:

- 0  Match has not occurred.
- 1  Match has occurred at least once.

When programming the ETM trace unit, if TRCSSCCRn.RST is b0, the STATUS bit must be explicitly written to 0 to enable this single-shot comparator control.

RES0, [30:3]

RES0  Reserved.

DV, [2]

Data value comparator support:

- 0  Single-shot data value comparisons not supported.

DA, [1]

Data address comparator support:

- 0  Single-shot data address comparisons not supported.

INST, [0]

Instruction address comparator support:

- 1  Single-shot instruction address comparisons supported.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCSSCSR0 can be accessed through the external debug interface, offset 0x2A0.
D8.67 TRCSTALLCTLR, Stall Control Register

The TRCSTALLCTLR enables the ETM trace unit to stall the Cortex-A55 core if the ETM trace unit FIFO overflows.

**Bit field descriptions**

The TRCSTALLCTLR is a 32-bit register.

<table>
<thead>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**RES0, [31:9]**

RES0 Reserved.

**INSTALL, [8]**

Instruction stall bit. Controls if the trace unit can stall the core when the instruction trace buffer space is less than LEVEL:

0 The trace unit does not stall the core.
1 The trace unit can stall the core.

**RES0, [7:4]**

RES0 Reserved.

**LEVEL, [3:2]**

Threshold level field. The field can support 4 monotonic levels from 0b00 to 0b11, where:

0b00 Zero invasion. This setting has a greater risk of an ETM trace unit FIFO overflow.
0b11 Maximum invasion occurs but there is less risk of a FIFO overflow.

**RES0, [1:0]**

RES0 Reserved.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCSTALLCTLR can be accessed through the external debug interface, offset 0x02C.
**D8.68 TRCSTATR, Status Register**

The TRCSTATR indicates the ETM trace unit status.

**Bit field descriptions**

The TRCSTATR is a 32-bit register.

![TRCSTATR Bit Assignments](image)

**RES0, [31:2]**

- **RES0** Reserved.

**PMSTABLE, [1]**

Indicates whether the ETM trace unit registers are stable and can be read:

- 0 The programmers model is not stable.
- 1 The programmers model is stable.

**IDLE, [0]**

Idle status:

- 0 The ETM trace unit is not idle.
- 1 The ETM trace unit is idle.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCSTATR can be accessed through the external debug interface, offset 0x00C.
D8.69 TRCSYNCPR, Synchronization Period Register

The TRCSYNCPR controls how often periodic trace synchronization requests occur.

**Bit field descriptions**

The TRCSYNCPR is a 32-bit register.

![Figure D8-66  TRCSYNCPR bit assignments](image)

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES0, [31:5]</td>
<td>Reserved.</td>
</tr>
<tr>
<td>PERIOD, [4:0]</td>
<td>Defines the number of bytes of trace between synchronization requests as a total of the number of bytes generated by both the instruction and data streams. The number of bytes is (2^N) where (N) is the value of this field:</td>
</tr>
<tr>
<td></td>
<td>• A value of zero disables these periodic synchronization requests, but does not disable other synchronization requests.</td>
</tr>
<tr>
<td></td>
<td>• The minimum value that can be programmed, other than zero, is 8, providing a minimum synchronization period of 256 bytes.</td>
</tr>
<tr>
<td></td>
<td>• The maximum value is 20, providing a maximum synchronization period of (2^{20}) bytes.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCSYNCPR can be accessed through the external debug interface, offset 0x034.
D8.70 TRCTRACEIDR, Trace ID Register

The TRCTRACEIDR sets the trace ID for instruction trace.

**Bit field descriptions**

The TRCTRACEIDR is a 32-bit register.

<table>
<thead>
<tr>
<th>Bit Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:7] RES0</td>
<td>Reserved.</td>
</tr>
<tr>
<td>[6:0] TRACEID</td>
<td>Trace ID value. When only instruction tracing is enabled, this provides the trace ID.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The TRCTRACEIDR can be accessed through the external debug interface, offset 0x040.
D8.71 TRCTSCTRL, Global Timestamp Control Register

The TRCTSCTRL controls the insertion of global timestamps in the trace streams. When the selected event is triggered, the trace unit inserts a global timestamp into the trace streams. The event is selected from one of the Resource Selectors.

**Bit field descriptions**

The TRCTSCTRL is a 32-bit register.

![Figure D8-68 TRCTSCTRL bit assignments](image)

**RES0, [31:8]**

RES0 Reserved.

**TYPE, [7]**

Single or combined resource selector.

**RES0, [6:4]**

RES0 Reserved.

**SEL, [3:1]**

Identifies the resource selector to use.

Bit fields and details not provided in this description are architecturally defined. See the *Arm*® *Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCTSCTRL can be accessed through the external debug interface, offset 0x030.
D8.72 TRCVICTLR, ViewInst Main Control Register

The TRCVICTLR controls instruction trace filtering.

**Bit field descriptions**

The TRCVICTLR is a 32-bit register.

```
  0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |10 |11 |12 |13 |14 |15 |16 |17 |18 |19 |20 |21 |22 |23 |24 |25 |26 |27 |28 |29 |30 |31
```

- **RES0, [31:24]**
  - **RES0** Reserved.

- **EXLEVEL_NS, [23:20]**
  - In Non-secure state, each bit controls whether instruction tracing is enabled for the corresponding Exception level:
    - 0: Trace unit generates instruction trace, in Non-secure state, for Exception level \( n \).
    - 1: Trace unit does not generate instruction trace, in Non-secure state, for Exception level \( n \).

  The Exception levels are:
  - Bit[20]: Exception level 0.
  - Bit[21]: Exception level 1.
  - Bit[22]: Exception level 2.
  - Bit[23]: RAZ/WI. Instruction tracing is not implemented for Exception level 3.

- **EXLEVEL_S, [19:16]**
  - In Secure state, each bit controls whether instruction tracing is enabled for the corresponding Exception level:
    - 0: Trace unit generates instruction trace, in Secure state, for Exception level \( n \).
    - 1: Trace unit does not generate instruction trace, in Secure state, for Exception level \( n \).

  The Exception levels are:
  - Bit[16]: Exception level 0.
  - Bit[17]: Exception level 1.
  - Bit[18]: RAZ/WI. Instruction tracing is not implemented for Exception level 2.
  - Bit[19]: Exception level 3.

- **RES0, [15:12]**
  - **RES0** Reserved.

- **TRCERR, [11]**
Selects whether a system error exception must always be traced:

0  System error exception is traced only if the instruction or exception immediately before the system error exception is traced.
1  System error exception is always traced regardless of the value of ViewInst.

**TRCRESET, [10]**

Selects whether a reset exception must always be traced:

0  Reset exception is traced only if the instruction or exception immediately before the reset exception is traced.
1  Reset exception is always traced regardless of the value of ViewInst.

**SSSTATUS, [9]**

Indicates the current status of the start/stop logic:

0  Start/stop logic is in the stopped state.
1  Start/stop logic is in the started state.

**RES0, [8]**

RES0  Reserved.

**TYPE, [7]**

Selects the resource type for the viewinst event:

0  Single selected resource.
1  Boolean combined resource pair.

**RES0, [6:4]**

RES0  Reserved.

**SEL, [3:0]**

Selects the resource number to use for the viewinst event, based on the value of TYPE:

When TYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].

When TYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCVICTLR can be accessed through the external debug interface, offset 0x080.
TRCVIIECTLR, ViewInst Include-Exclude Control Register

The TRCVIIECTLR defines the address range comparators that control the ViewInst Include/Exclude control.

Bit field descriptions

The TRCVIIECTLR is a 32-bit register.

```
<table>
<thead>
<tr>
<th>31</th>
<th>20</th>
<th>19</th>
<th>16</th>
<th>15</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXCLUDE</td>
<td></td>
<td></td>
<td></td>
<td>INCLUD</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

RES0, [31:20]
RES0 Reserved.

EXCLUDE, [19:16]
Defines the address range comparators for ViewInst exclude control. One bit is provided for each implemented Address Range Comparator.

RES0, [15:4]
RES0 Reserved.

INCLUDE, [3:0]
Defines the address range comparators for ViewInst include control.

Selecting no include comparators indicates that all instructions must be included. The exclude control indicates which ranges must be excluded.

One bit is provided for each implemented Address Range Comparator.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCVIIECTLR can be accessed through the external debug interface, offset 0x084.
D8.74 TRCVISSCTLR, ViewInst Start-Stop Control Register

The TRCVISSCTLR defines the single address comparators that control the ViewInst Start/Stop logic.

**Bit field descriptions**

The TRCVISSCTLR is a 32-bit register.

```
31 | 24 | 23 | 16 | 15 | 8 | 7 | 0 |
```

**STOP, [23:16]**

Defines the single address comparators to stop trace with the ViewInst Start/Stop control.

One bit is provided for each implemented single address comparator.

**RES0, [15:8]**

Reserved.

**RES0, [31:24]**

Reserved.

**START, [7:0]**

Defines the single address comparators to start trace with the ViewInst Start/Stop control.

One bit is provided for each implemented single address comparator.

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*

The TRCVISSCTLR can be accessed through the external debug interface, offset 0x088.
D8.75 TRCVMIDCVR0, VMID Comparator Value Register 0

The TRCVMIDCVR0 contains a VMID value.

**Bit field descriptions**

The TRCVMIDCVR0 is a 64-bit register.

![Figure D8-72 TRCVMIDCVR0 bit assignments](image)

**RES0, [63:32]**

RES0  Reserved.

**VALUE, [31:0]**

The VMID value.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

The TRCVMIDCVR0 can be accessed through the external debug interface, offset 0x640.
D8.76 TRCVMIDCCTLR0, Virtual context identifier Comparator Control Register 0

The TRCVMIDCCTLR0 contains the Virtual machine identifier mask value for the TRCVMIDCVR0 register.

**Bit field descriptions**

The TRCVMIDCCTLR0 is a 32-bit register.

![Figure D8-73 TRCVMIDCCTLR0 bit assignments](image)

<table>
<thead>
<tr>
<th>RES0, [31:4]</th>
<th>Reserved.</th>
</tr>
</thead>
<tbody>
<tr>
<td>COMP0, [3:0]</td>
<td>Controls the mask value that the trace unit applies to TRCVMIDCVR0. Each bit in this field corresponds to a byte in TRCVMIDCVR0. When a bit is:</td>
</tr>
<tr>
<td>0</td>
<td>The trace unit includes the relevant byte in TRCVMIDCVR0 when it performs the Virtual context ID comparison.</td>
</tr>
<tr>
<td>1</td>
<td>The trace unit ignores the relevant byte in TRCVMIDCVR0 when it performs the Virtual context ID comparison.</td>
</tr>
</tbody>
</table>

Bit fields and details not provided in this description are architecturally defined. See the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile*.

The TRCVMIDCCTLR0 can be accessed through the external debug interface, offset 0x688.
Part E
Appendices
Appendix A
AArch32 UNPREDICTABLE Behaviors

This appendix describes the cases in which the Cortex-A55 core implementation diverges from the preferred behavior described in Armv8-A AArch32 UNPREDICTABLE behaviors.

It contains the following sections:

- *A.3 Load/Store accesses crossing page boundaries* on page Appx-A-800.
A.1 Use of R15 by Instruction

All uses of R15 as a named register specifier for a source register that is described as UNPREDICTABLE take an UNDEFINED exception trap.

For information on UNPREDICTABLE registers, see the *Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.*
A.2 UNPREDICTABLE instructions within an IT Block

Conditional instructions within an IT Block, described as being UNPREDICTABLE in the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile pseudo-code, are executed unconditionally.

The Cortex-A55 core does not implement an unconditional execution policy for the following instructions. Instead all execute conditionally:

• NEON instructions new to Armv8-A.
• All instructions in the Armv8-A Cryptographic Extension.
• CRC32.
A.3 Load/Store accesses crossing page boundaries

The Cortex-A55 processor implements a set of behaviors for load or store accesses that cross page boundaries.

Crossing a page boundary with different memory types or shareability attributes

The Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile, states that a memory access from a load or store instruction that crosses a page boundary to a memory location that has a different memory type or shareability attribute results in CONSTRAINED UNPREDICTABLE behavior.

Crossing a 4KB boundary with a Device access

The Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile, states that a memory access from a load or store instruction to Device memory that crosses a 4KB boundary results in CONSTRAINED UNPREDICTABLE behavior.

Implementation (for both page boundary specifications)

For an access that crosses a page boundary, the Cortex-A55 processor implements the following behaviors:

- Store crossing a page boundary:
  - No alignment fault.
  - The access is split into two stores.
  - Each store uses the memory type and shareability attributes associated with its own address.

- Load crossing a page boundary (Device to Device and Normal to Normal):
  - No alignment fault.
  - The access is split into two loads.
  - Each load uses the memory type and shareability attributes associated with its own address.

- Load crossing a page boundary (Device to Normal and Normal to Device):
  - The instruction might generate an alignment fault.
  - If no fault is generated, the access is split into two loads.
  - Each load uses the memory type and shareability attributes associated with its own address.
A.4  Arm®v8-A Debug UNPREDICTABLE behaviors

There are UNPREDICTABLE behaviors associated with Debug.

The information in this section describes which option the Cortex-A55 core implements based on the behavior.

<table>
<thead>
<tr>
<th>Scenario</th>
<th>Behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>A32 BKPT instruction with condition code not AL</td>
<td>The core implements the following preferred option:</td>
</tr>
<tr>
<td></td>
<td>• Option 3: Executed unconditionally.</td>
</tr>
<tr>
<td>Address match breakpoint match only on second halfword of an instruction</td>
<td>The core generates a breakpoint on the instruction, unless it is a breakpoint on the second half of the 32-bit instruction. In this case, the breakpoint is not taken.</td>
</tr>
<tr>
<td>Address matching breakpoint on A32 instruction with DBGBCRn.BAS=1100</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 1: Does match.</td>
</tr>
<tr>
<td>Address match breakpoint match on T32 instruction at DBGBCRn+2 with</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td>DBGBCRn.BAS=1111</td>
<td>• Option 1: Does match.</td>
</tr>
<tr>
<td>Address mismatch breakpoint match on T32 instruction at DBGBCRn+2 with</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td>DBGBCRn.BAS=1111</td>
<td>• Option 1: Does match.</td>
</tr>
<tr>
<td>Other mismatch breakpoint matches any address in current mode and state</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 2: Immediate breakpoint debug event.</td>
</tr>
<tr>
<td>Mismatch breakpoint on branch to self</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 2: Instruction is stepped an UNKNOWN number of times, while it continues to branch to itself.</td>
</tr>
<tr>
<td>Link to non-existent breakpoint or breakpoint that is not context-aware</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 1: No Breakpoint or Watchpoint debug event is generated, and the LBN field of the linker reads UNKNOWN.</td>
</tr>
<tr>
<td>DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111</td>
<td>The core behaves as indicated in the sole Preference:</td>
</tr>
<tr>
<td></td>
<td>• DBGWCRn_EL1.BAS is IGNORED and treated as if $0x11111111$.</td>
</tr>
<tr>
<td>Address-matching Vector Catch on 32-bit T32 instruction at (vector-2)</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 1: Does match.</td>
</tr>
<tr>
<td>Address-matching Vector Catch on 32-bit T32 instruction at (vector+2)</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 1: Does match.</td>
</tr>
<tr>
<td>Address-matching Vector Catch and Breakpoint on same instruction</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 2: Report Breakpoint.</td>
</tr>
<tr>
<td>Address match breakpoint with DBGBCRn_EL1.BAS=0000</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 1: As if disabled.</td>
</tr>
<tr>
<td>DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• A Watchpoint debug event is generated for each byte.</td>
</tr>
<tr>
<td>A32 HLT instruction with condition code not AL</td>
<td>The core implements the following option:</td>
</tr>
<tr>
<td></td>
<td>• Option 3: Executed unconditionally.</td>
</tr>
<tr>
<td>Scenario</td>
<td>Behavior</td>
</tr>
<tr>
<td>--------------------------------------------------------------------------</td>
<td>----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed | The core behaves as follows:  
- Generates debug event and Halt no later than the instruction following the next Context Synchronization operation (CSO) excluding ISB instruction. |
| Unlinked Context matching and Address mismatch breakpoints taken to Abort mode | The core implements the following option:  
- Option 2: A Prefetch Abort debug exception is generated. Because the breakpoint is configured to generate a breakpoint at PL1, the instruction at the Prefetch Abort vector generates a Vector Catch debug event.  

**Note**  
The debug event is subject to the same CONSTRAINED UNPREDICTABLE behavior, therefore the Breakpoint debug event is repeatedly generated an UNKNOWN number of times. |
| Vector Catch on Data or Prefetch abort, and taken to Abort mode          | The core implements the following option:  
- Option 2: A Prefetch Abort debug exception is generated. If Vector Catch is enabled on the Prefetch Abort vector, this generates a Vector Catch debug event.  

**Note**  
The debug event is subject to the same CONSTRAINED UNPREDICTABLE behavior, therefore the Breakpoint debug event is repeatedly generated an UNKNOWN number of times. |
| H > N or H = 0 at Non-secure EL1 and EL0, including value read from PMCR_EL0.N | The core implements:  
- A simple implementation where all of HPMN[4:0] are implemented, and In Non-secure EL1 and EL0:  
  - If H > N then M = N.  
  - If H = 0 then M = 0. |
| H > N or H = 0: value read back in MDCR_EL2.HPMN                        | The core implements:  
- A simple implementation where all of HPMN[4:0] are implemented and for reads of MDCR_EL2.HPMN, return H. |
| P ≥ M and P ≠ 31: reads and writes of PMXEVTYPER_EL0 and PMXEVCNTR_EL0   | The core implements:  
- A simple implementation where all of SEL[4:0] are implemented, and if P ≥ M and P ≠ 31 then the register is RES0. |
| P ≥ M and P ≠ 31: value read in PMSELR_EL0.SEL                          | The core implements:  
- A simple implementation where all of SEL[4:0] are implemented, and if P ≥ M and P ≠ 31 then the register is RES0. |
| P = 31: reads and writes of PMXEVCNTR_EL0                               | The core implements:  
- RES0. |
| n ≥ M: Direct access to PMEVCNTRn_EL0 and PMEVTYPERn_EL0                | The core implements:  
- If n ≥ N, then the instruction is UNALLOCATED.  
- Otherwise if n ≥ M, then the register is RES0. |
| Exiting Debug state while instruction issued through EDITR is in flight  | The core implements the following option:  
- Option 1: The instruction completes in Debug state before executing the restart. |
<table>
<thead>
<tr>
<th>Scenario</th>
<th>Behavior</th>
</tr>
</thead>
</table>
| Using memory-access mode with a non-word-aligned address | The core behaves as indicated in the sole Preference:  
• Does unaligned accesses, faulting if these are not permitted for the memory type. |
| Access to memory-mapped registers mapped to Normal memory | The core behaves as indicated in the sole Preference:  
• The access is generated, and accesses might be repeated, gathered, split, or resized, in accordance with the rules for Normal memory, meaning the effect is UNPREDICTABLE. |
| Not word-sized accesses or (AArch64 only) doubleword-sized accesses | The core behaves as indicated in the sole Preference:  
• Reads occur and return UNKNOWN data.  
• Writes set the accessed register(s) to UNKNOWN. |
| External debug write to register that is being reset | The core behaves as indicated in the sole Preference:  
• Takes reset value. |
| Accessing reserved debug registers | The core deviates from Preferred behavior because the hardware cost to decode some of these addresses in debug power domain is significantly high:  
**Actual behavior:**  
1. For reserved debug and Performance Monitors registers the response is CONSTRAINED UNPREDICTABLE Error or RES0, when any of the following error instead of preferred RES0 for reserved debug registers $0x000$-$0xCFc$ and reserved PMU registers $0x000$-$0xF00$:  
   - Off: Core power domain is either completely off, or in a low-power state where the Core power domain registers cannot be accessed.  
   - DLK: DoubleLockStatus() is TRUE, OS double-lock is locked, that is, EDPRSR.DLK is 1.  
   - OSLK: OSLSR_EL1.OSLK is 1, OS lock is locked.  
2. In addition, for reserved debug registers in the address ranges $0x400$ to $0x4FC$ and $0x800$ to $0x8FC$, the response is CONSTRAINED UNPREDICTABLE Error or RES0 when the conditions in 1 do not apply and:  
   - EDAD: AllowExternalDebugAccess() is FALSE, external debug access is disabled.  
3. For reserved Performance Monitor registers in the address ranges $0x000$ to $0x0FC$ and $0x400$ to $0x47C$, the response is CONSTRAINED UNPREDICTABLE Error, or RES0 when the conditions in 1 and 2 do not apply, and the following errors instead of preferred RES0 for the these registers:  
   - EPMAD: AllowExternalPMUAccess() is FALSE (external Performance Monitors access is disabled). |
| Clearing the clear-after-read EDPRSR bits when Core power domain is on, and DoubleLockStatus() is TRUE | The core behaves as indicated in the sole Preference:  
• Bits are not cleared to zero. |
A.5 Other UNPREDICTABLE behaviors

This section describes other UNPREDICTABLE behaviors.

<table>
<thead>
<tr>
<th>Scenario</th>
<th>Description</th>
</tr>
</thead>
</table>
| CSSEL.R indicates a cache that is not implemented. | If CSSEL.R indicates a cache that is not implemented, then on a read of the CCSIDR the behavior is CONSTRAINED UNPREDICTABLE, and can be one of the following:  
  • The CCSIDR read is treated as NOP.  
  • The CCSIDR read is UNDEFINED.  
  • The CCSIDR read returns an UNKNOWN value (preferred). |
| HDCR.HPMN is set to 0, or to a value larger than PMCR.N. | If HDCR.HPMN is set to 0, or to a value larger than PMCR.N, then the behavior in Non-secure EL0 and EL1 is CONSTRAINED UNPREDICTABLE, and one of the following must happen:  
  • The number of counters accessible is an UNKNOWN non-zero value less than PMCR.N.  
  • There is no access to any counters.  
For reads of HDCR.HPMN by EL2 or higher, if this field is set to 0 or to a value larger than PMCR.N, the core must return a CONSTRAINED UNPREDICTABLE value that is one of:  
  • PMCR.N.  
  • The value that was written to HDCR.HPMN.  
  • (The value that was written to HDCR.HPMN) modulo 2^h, where h is the smallest number of bits required for a value in the range 0 to PMCR.N. |
Appendix B
Revisions

This appendix describes the technical changes between released issues of this book.

It contains the following section:
•  B.1 Revisions on page Appx-B-806.
B.1 Revisions

This appendix describes the technical changes between released issues of this book.

### Table B-1 Issue 0000-00

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>First release</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table B-2 Differences between issue 0000-00 and issue 0001-00

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Editorial changes</td>
<td></td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the product revision to r0p1</td>
<td></td>
<td>r0p1</td>
</tr>
<tr>
<td>Minor updates in the components section</td>
<td>A2.1 Components on page A2-34</td>
<td>r0p1</td>
</tr>
<tr>
<td>Added a set of timer registers</td>
<td>A2.4 About the Generic Timer on page A2-40</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the core dynamic retention mode</td>
<td>A4.6.5 Core dynamic retention on page A4-55</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the section regarding configuring MMU accesses</td>
<td>A5.5.1 Configuring MMU accesses on page A5-67</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the section regarding external aborts</td>
<td>A5.6.3 External aborts on page A5-69</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the section regarding mis-programming contiguous hints</td>
<td>A5.6.4 Mis-programming contiguous hints on page A5-69</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the section regarding conflict aborts</td>
<td>A5.6.5 Conflict aborts on page A5-69</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the direct access to internal memory</td>
<td>A6.6 Direct access to internal memory on page A6-84</td>
<td>r0p1</td>
</tr>
<tr>
<td>Added information on outstanding simultaneous transactions supported</td>
<td>A7.1 About the L2 memory system on page A7-94</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the support for memory types section</td>
<td>A7.3 Support for memory types on page A7-96</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the cluster registers tables</td>
<td>B1.3 AArch32 implementation defined register summary on page B1-125, B1.4 AArch32 registers by functional group on page B1-127, B2.3 AArch64 implementation defined register summary on page B2-294, B2.4 AArch64 registers by functional group on page B2-296</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the ACTLR_EL2 register</td>
<td>B2.6 ACTLR_EL2, Auxiliary Control Register, EL2 on page B2-305</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the ACTLR_EL3 register</td>
<td>B2.7 ACTLR_EL3, Auxiliary Control Register, EL3 on page B2-307</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the IFSR32_EL2 register</td>
<td>B2.82 IFSR32_EL2, Instruction Fault Status Register, EL2 on page B2-424</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the VDISR_EL2 register at EL1 using AArch64</td>
<td>B2.105.3 VDISR_EL2 at EL1 using AArch64 on page B2-457</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the ERR0PFGCDNR register</td>
<td>B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register on page B3-476</td>
<td>r0p1</td>
</tr>
</tbody>
</table>
### Table B-2 Differences between issue 0000-00 and issue 0001-00 (continued)

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Updated the ERR0PFGCTRL, register</td>
<td>B3.8 ERR0PFGCTRL, Error Pseudo Fault Generation Control Register on page B3-477</td>
<td>r0p1</td>
</tr>
<tr>
<td>Updated the PMU events</td>
<td>C2.4 PMU events on page C2-567</td>
<td>r0p1</td>
</tr>
</tbody>
</table>

### Table B-3 Differences between issue 0001-00 and issue 0100-00

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Editorial changes.</td>
<td>-</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated the product revision to r1p0.</td>
<td>-</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated product name.</td>
<td>-</td>
<td>r1p0</td>
</tr>
<tr>
<td>Global terminology change from 'processor' to 'core' for the product.</td>
<td>-</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated FCM to DSU.</td>
<td>-</td>
<td>r1p0</td>
</tr>
<tr>
<td>Added ELA address size option.</td>
<td>A1.3 Implementation options on page A1-28.</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated the encoding for the L2 TLB.</td>
<td>A6.6.3 Encoding for the L2 TLB on page A6-87.</td>
<td>r1p0</td>
</tr>
</tbody>
</table>
### Table B-3 Differences between issue 0001-00 and issue 0100-00 (continued)

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Added dot product instructions introduced in Armv8.4-A.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
- B1.2 AArch32 architectural system register summary on page B1-119.  
- B1.4 AArch32 registers by functional group on page B1-127.  
- B1.67 ID_ISAR6, Instruction Set Attribute Register 6 on page B1-230.  
- B2.2 AArch64 architectural system register summary on page B2-287.  
- B2.4 AArch64 registers by functional group on page B2-296.  
- B2.73 ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1 on page B2-408.  
- B2.58 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 on page B2-382. | r1p0 |
| Updated the CPUECTRL and CPUECTRL_EL1 registers. |  
- B1.20 CPUECTRL, CPU Extended Control Register on page B1-157.  
- B2.30 CPUECTRL_EL1, CPU Extended Control Register, EL1 on page B2-340. | r1p0 |
| Updated the Use of R15 by Instruction. |  
- A1. Use of R15 by Instruction on page Appx-A-798. | r1p0 |

### Table B-4 Differences between issue 0100-00 and issue 0100-01

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Updated company name to Arm</td>
<td>-</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated the encoding for tag and data in the L1 data cache</td>
<td>A6.6.1 Encoding for tag and data in the L1 data cache on page A6-85</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated the encoding for tag and data in the L1 instruction cache</td>
<td>A6.6.2 Encoding for tag and data in the L1 instruction cache on page A6-86</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated the transient hit behavior</td>
<td>A7.3 Support for memory types on page A7-96</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated the descriptions of bit[0] and bit[37] of the CPUECTRL register</td>
<td>B1.20 CPUECTRL, CPU Extended Control Register on page B1-157</td>
<td>r1p0</td>
</tr>
<tr>
<td>Updated the traps and enables in the ERXPFGCDNR, ERXPFGCTLR, and ERXPFGFR registers</td>
<td>B1.42 ERXPFGCDNR, Selected Error Pseudo Fault Generation Count Down Register on page B1-193, B1.43 ERXPFGCTLR, Selected Error Pseudo Fault Generation Control Register on page B1-195, and B1.44 ERXPFGFR, Selected Pseudo Fault Generation Feature Register on page B1-196</td>
<td>r1p0</td>
</tr>
</tbody>
</table>

### Table B-5 Differences between issue 0100-01 and issue 0200-00

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Removed Dot Product instruction support as an implementation option</td>
<td>A1.3 Implementation options on page A1-28</td>
<td>r2p0</td>
</tr>
<tr>
<td>Added PBHA support as an implementation option</td>
<td>A1.3 Implementation options on page A1-28 and A5.7 Page Based Hardware Attributes on page A5-71</td>
<td>r2p0</td>
</tr>
<tr>
<td>Change</td>
<td>Location</td>
<td>Affects</td>
</tr>
<tr>
<td>-----------------------------------------------------------------------</td>
<td>--------------------------------------------------------------------------</td>
<td>---------</td>
</tr>
<tr>
<td>Updated transient memory region and non-temporal loads content</td>
<td>A6.4.1 Memory system implementation on page A6-80</td>
<td>r2p0</td>
</tr>
<tr>
<td>Updated encoding for tag and data in the L1 data cache</td>
<td>A6.6.1 Encoding for tag and data in the L1 data cache on page A6-85</td>
<td>r2p0</td>
</tr>
<tr>
<td>Updated main TLB RAM descriptor fields</td>
<td>A6.6.4 Main TLB RAM descriptor fields on page A6-87</td>
<td>r2p0</td>
</tr>
<tr>
<td>Added AHTCR, ATTBCR, AVTCR registers</td>
<td>B1.3 AArch32 implementation defined register summary on page B1-125,</td>
<td>r2p0</td>
</tr>
<tr>
<td></td>
<td>B1.4 AArch32 registers by functional group on page B1-127, B1.8 AHTCR,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Auxiliary Hypervisor Translation Control Register on page B1-137,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>B1.13 ATTBCR, Auxiliary Translation Table Base Control Register on page</td>
<td></td>
</tr>
<tr>
<td></td>
<td>B1-143, and B1.14 AVTCR, Auxiliary Virtualized Translation Control</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Register on page B1-145</td>
<td></td>
</tr>
<tr>
<td>Updated MIDR register</td>
<td>B1.4 AArch32 registers by functional group on page B1-127 and B1.76 MIDR,</td>
<td>r2p0</td>
</tr>
<tr>
<td></td>
<td>Main ID Register on page B1-247</td>
<td></td>
</tr>
<tr>
<td>Updated CCSIDR encodings to include 256kB and 8MB L3 cache</td>
<td>B1.15 CCSIDR, Cache Size ID Register on page B1-147</td>
<td>r2p0</td>
</tr>
<tr>
<td>Added ATCR_EL1, ATCR_EL12, ATCR_EL2, ATCR_EL3, and AVTCR_EL2 registers</td>
<td>B2.3 AArch64 implementation defined register summary on page B2-294,</td>
<td>r2p0</td>
</tr>
<tr>
<td></td>
<td>B2.4 AArch64 registers by functional group on page B2-296, B2.18 ATCR_EL1,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Auxiliary Translation Control Register, EL1 on page B2-319, B2.19 ATCR_EL2,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Alias to Auxiliary Translation Control Register EL1 on page B2-321,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>B2.20 ATCR_EL2, Auxiliary Translation Control Register, EL2 on page B2-322,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>B2.21 ATCR_EL3, Auxiliary Translation Control Register, EL3 on page B2-324,</td>
<td></td>
</tr>
<tr>
<td></td>
<td>B2.22 AVTCR_EL2, Auxiliary Virtualized Translation Control Register, EL2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>on page B2-326</td>
<td></td>
</tr>
<tr>
<td>Updated MIDR_EL1 register</td>
<td>B2.4 AArch64 registers by functional group on page B2-296 and B2.89 MIDR_EL1, Main ID Register, EL1 on page B2-433</td>
<td>r2p0</td>
</tr>
<tr>
<td>Updated ID_AA64PFR0_EL1 register to include CSV2 and CSV3</td>
<td>B2.63 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1 on page B2-390</td>
<td>r2p0</td>
</tr>
<tr>
<td>Added ID_AA64PFR1_EL1 register</td>
<td>B2.64 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1 on page B2-392</td>
<td>r2p0</td>
</tr>
<tr>
<td>Updated ID_PFR0_EL1 register to include CSV2</td>
<td>B2.79 ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1 on page B2-419</td>
<td>r2p0</td>
</tr>
<tr>
<td>Added ID_PFR2_EL1 register</td>
<td>B2.81 ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1 on page B2-423</td>
<td>r2p0</td>
</tr>
<tr>
<td>Updated EDPIDR2 register</td>
<td>D3.14 EDPIDR3, External Debug Peripheral Identification Register 3 on page D3-642</td>
<td>r2p0</td>
</tr>
<tr>
<td>Updated the PMU common events</td>
<td>D4.3 PMCEID1, Performance Monitors Common Event Identification Register 1 on page D4-654</td>
<td>r2p0</td>
</tr>
<tr>
<td>Updated PMPIDR2 register</td>
<td>D6.9 PMPIDR2, Performance Monitors Peripheral Identification Register 2 on page D6-685</td>
<td>r2p0</td>
</tr>
</tbody>
</table>