## Contents

1 Preface
   1.1 Arm C Language Extensions .................................................. 1
   1.2 Abstract ............................................................................. 1
   1.3 Keywords ............................................................................. 1
   1.4 How to find the latest release of this specification or report a defect in it ............................................................... 1
   1.5 Confidentiality status .............................................................. 1
      1.5.1 Proprietary Notice ............................................................ 2
   1.6 About this document ............................................................... 3
      1.6.1 Change control ................................................................. 3
         1.6.1.1 Change history ......................................................... 3
         1.6.1.2 Changes between ACLE Q2 2017 and ACLE Q2 2018 .. 3
      1.6.2 References ..................................................................... 3
      1.6.3 Terms and abbreviations .................................................... 3
   1.7 Scope .................................................................................... 4

2 Introduction .............................................................................. 5
   2.1 Portable Binary Objects ........................................................ 5

3 C language extensions ................................................................. 7
   3.1 Data types ............................................................................. 7
      3.1.1 Implementation-defined type properties .............................. 7
   3.2 Predefined macros ................................................................ 8
   3.3 Intrinsics .............................................................................. 8
      3.3.1 Constant arguments to intrinsics ...................................... 8
   3.4 Header files .......................................................................... 8
   3.5 Attributes ............................................................................ 9
   3.6 Implementation strategies ..................................................... 9
      3.6.1 Half-precision floating-point ......................................... 10
      3.6.2 Relationship between __fp16 and ISO/IEC TS 18661 ....... 11

4 Architecture and CPU names ...................................................... 13
   4.1 Introduction ......................................................................... 13
   4.2 Architecture names ............................................................. 13
      4.2.1 CPU architecture .......................................................... 13
      4.2.2 FPU architecture ......................................................... 14
   4.3 CPU names ......................................................................... 14

5 Feature test macros ................................................................... 17
   5.1 Introduction ......................................................................... 17
# 6 Attributes and pragmas

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.1</td>
<td>Attribute syntax</td>
<td>31</td>
</tr>
<tr>
<td>6.2</td>
<td>Hardware/software floating-point calling convention</td>
<td>31</td>
</tr>
<tr>
<td>6.3</td>
<td>Target selection</td>
<td>31</td>
</tr>
<tr>
<td>6.4</td>
<td>Weak linkage</td>
<td>32</td>
</tr>
<tr>
<td>6.4.1</td>
<td>Patchable constants</td>
<td>32</td>
</tr>
<tr>
<td>6.5</td>
<td>Alignment</td>
<td>32</td>
</tr>
<tr>
<td>6.5.1</td>
<td>Alignment attribute</td>
<td>32</td>
</tr>
<tr>
<td>6.5.2</td>
<td>Alignment of static objects</td>
<td>33</td>
</tr>
<tr>
<td>6.5.3</td>
<td>Alignment of stack objects</td>
<td>33</td>
</tr>
<tr>
<td>6.5.4</td>
<td>Procedure calls</td>
<td>33</td>
</tr>
<tr>
<td>6.5.5</td>
<td>Alignment of C heap storage</td>
<td>34</td>
</tr>
<tr>
<td>5.2</td>
<td>Testing for Arm C Language Extensions</td>
<td>17</td>
</tr>
<tr>
<td>5.3</td>
<td>Endianness</td>
<td>17</td>
</tr>
<tr>
<td>5.4</td>
<td>A32 and T32 instruction set architecture and features</td>
<td>18</td>
</tr>
<tr>
<td>5.4.1</td>
<td>A32/T32 instruction set architecture</td>
<td>18</td>
</tr>
<tr>
<td>5.4.2</td>
<td>Architectural profile (A, R, M or pre-Cortex)</td>
<td>18</td>
</tr>
<tr>
<td>5.4.3</td>
<td>Unaligned access supported in hardware</td>
<td>19</td>
</tr>
<tr>
<td>5.4.4</td>
<td>LDREX/STREX</td>
<td>19</td>
</tr>
<tr>
<td>5.4.5</td>
<td>CLZ</td>
<td>19</td>
</tr>
<tr>
<td>5.4.6</td>
<td>Q (saturation) flag</td>
<td>19</td>
</tr>
<tr>
<td>5.4.7</td>
<td>DSP instructions</td>
<td>20</td>
</tr>
<tr>
<td>5.4.8</td>
<td>Saturation instructions</td>
<td>20</td>
</tr>
<tr>
<td>5.4.9</td>
<td>32-bit SIMD instructions</td>
<td>20</td>
</tr>
<tr>
<td>5.4.10</td>
<td>Hardware Integer Divide</td>
<td>20</td>
</tr>
<tr>
<td>5.5</td>
<td>Floating-point and Advanced SIMD (NEON) hardware</td>
<td>20</td>
</tr>
<tr>
<td>5.5.1</td>
<td>Hardware floating point</td>
<td>20</td>
</tr>
<tr>
<td>5.5.2</td>
<td>Half-precision (16-bit) floating-point format</td>
<td>21</td>
</tr>
<tr>
<td>5.5.3</td>
<td>Fused multiply-accumulate (FMA)</td>
<td>21</td>
</tr>
<tr>
<td>5.5.4</td>
<td>Advanced SIMD architecture extension (NEON)</td>
<td>21</td>
</tr>
<tr>
<td>5.5.5</td>
<td>NEON floating-point</td>
<td>22</td>
</tr>
<tr>
<td>5.5.6</td>
<td>Wireless MMX</td>
<td>22</td>
</tr>
<tr>
<td>5.5.7</td>
<td>Crypto Extension</td>
<td>22</td>
</tr>
<tr>
<td>5.5.8</td>
<td>AES Extension</td>
<td>22</td>
</tr>
<tr>
<td>5.5.9</td>
<td>SHA2 Extension</td>
<td>22</td>
</tr>
<tr>
<td>5.5.10</td>
<td>SHA512 Extension</td>
<td>22</td>
</tr>
<tr>
<td>5.5.11</td>
<td>SHA3 Extension</td>
<td>23</td>
</tr>
<tr>
<td>5.5.12</td>
<td>SM3 Extension</td>
<td>23</td>
</tr>
<tr>
<td>5.5.13</td>
<td>SM4 Extension</td>
<td>23</td>
</tr>
<tr>
<td>5.5.14</td>
<td>FP16 FML Extension</td>
<td>23</td>
</tr>
<tr>
<td>5.5.15</td>
<td>CRC32 Extension</td>
<td>23</td>
</tr>
<tr>
<td>5.5.16</td>
<td>Directed Rounding</td>
<td>23</td>
</tr>
<tr>
<td>5.5.17</td>
<td>Numeric Maximum and Minimum</td>
<td>23</td>
</tr>
<tr>
<td>5.5.18</td>
<td>Half-precision argument and result</td>
<td>23</td>
</tr>
<tr>
<td>5.5.19</td>
<td>Rounding Doubling Multiplies</td>
<td>24</td>
</tr>
<tr>
<td>5.5.20</td>
<td>16-bit floating-point data processing operations</td>
<td>24</td>
</tr>
<tr>
<td>5.5.21</td>
<td>Javascript floating-point conversion</td>
<td>24</td>
</tr>
<tr>
<td>5.6</td>
<td>Floating-point model</td>
<td>24</td>
</tr>
<tr>
<td>5.7</td>
<td>Procedure call standard</td>
<td>25</td>
</tr>
<tr>
<td>5.8</td>
<td>Position-independent code</td>
<td>25</td>
</tr>
<tr>
<td>5.9</td>
<td>Coprocessor Intrinsics</td>
<td>25</td>
</tr>
<tr>
<td>5.10</td>
<td>Mapping of object build attributes to predefineds</td>
<td>25</td>
</tr>
<tr>
<td>5.11</td>
<td>Summary of predefined macros</td>
<td>26</td>
</tr>
<tr>
<td>6</td>
<td>Attributes and pragmas</td>
<td>31</td>
</tr>
</tbody>
</table>
### 6.5.6 Alignment of C++ heap allocation

34

### 6.6 Other attributes

34

### 7 Synchronization, barrier, and hint intrinsics

35

7.1 Introduction

35

7.2 Atomic update primitives

35

7.2.1 C/C++ standard atomic primitives

35

7.2.2 IA-64/GCC atomic update primitives

35

7.3 Memory barriers

35

7.3.1 Examples

36

7.4 Hints

37

7.5 Swap

38

7.6 Memory prefetch intrinsics

39

7.6.1 Data prefetch

39

7.6.2 Instruction prefetch

39

7.7 NOP

40

### 8 Data-processing intrinsics

41

8.1 Programmer’s model of global state

41

8.1.1 The Q (saturation) flag

41

8.1.2 The GE flags

42

8.1.3 Floating-point environment

42

8.2 Miscellaneous data-processing intrinsics

43

8.2.1 Examples

44

8.3 16-bit multiplications

44

8.4 Saturating intrinsics

45

8.4.1 Width-specified saturation intrinsics

45

8.4.2 Saturating addition and subtraction intrinsics

45

8.4.3 Accumulating multiplications

45

8.4.4 Examples

46

8.5 32-bit SIMD intrinsics

46

8.5.1 Availability

46

8.5.2 Data types for 32-bit SIMD intrinsics

47

8.5.3 Use of the Q flag by 32-bit SIMD intrinsics

47

8.5.4 Parallel 16-bit saturation

47

8.5.5 Packing and unpacking

47

8.5.6 Parallel selection

48

8.5.7 Parallel 8-bit addition and subtraction

48

8.5.8 Sum of 8-bit absolute differences

49

8.5.9 Parallel 16-bit addition and subtraction

49

8.5.10 Parallel 16-bit multiplication

51

8.5.11 Examples

52

8.6 Floating-point data-processing intrinsics

53

8.7 CRC32 intrinsics

53

### 9 System register access

55

9.1 Special register intrinsics

55

9.2 Special register designations

55

9.2.1 AArch32 32-bit coprocessor register

56

9.2.2 AArch32 32-bit system register

56

9.2.3 AArch32 64-bit coprocessor register

56

9.2.4 AArch64 system register

57

9.2.5 AArch64 processor state field

57

9.3 Coprocessor Intrinsics

57
9.3.1 AArch32 coprocessor intrinsics .......................................................... 57
9.3.2 AArch32 Data-processing coprocessor intrinsics ................................... 57
  9.3.2.1 AArch32 Memory coprocessor transfer intrinsics ........................... 57
9.3.3 AArch32 Integer to coprocessor transfer intrinsics ................................ 58
9.4 Unspecified behavior ................................................................. 58

10 Instruction generation ................................................................. 59
  10.1 Instruction generation, arranged by instruction .................................... 59

11 Advanced SIMD (NEON) intrinsics .................................................. 63
  11.1 Introduction ................................................................. 63
    11.1.1 Concepts .............................................................. 63
    11.1.2 Vector data types ...................................................... 64
    11.1.3 Advanced SIMD Scalar data types .................................. 64
    11.1.4 Vector array data types .............................................. 64
    11.1.5 Scalar data types ..................................................... 64
    11.1.6 16-bit floating-point arithmetic scalar intrinsics .................... 65
    11.1.7 Operations on data types ............................................. 65
    11.1.8 Compatibility with other vector programming models .................. 65
    11.1.9 Availability of Advanced SIMD intrinsics and Extensions .......... 66
    11.1.10 Availability of Advanced SIMD intrinsics .......................... 66
    11.1.11 Availability of 16-bit floating-point vector interchange types ...... 66
    11.1.12 Availability of fused multiply-accumulate intrinsics ............... 66
    11.1.13 Availability of Armv8.1-A Advanced SIMD intrinsics ................ 67
    11.1.14 Availability of 16-bit floating-point arithmetic intrinsics ......... 67
    11.1.15 Availability of Armv8.4-A Advanced SIMD intrinsics ............... 67
  11.2 Specification of Advanced SIMD intrinsics .................................... 67
  11.3 Undefined behavior .......................................................... 68
  11.4 Alignment assertions .......................................................... 68

12 Future directions ................................................................. 69
  12.1 Extensions under consideration ................................................. 69
    12.1.1 Procedure calls and the Q / GE bits .................................. 69
    12.1.2 DSP library functions ............................................... 69
    12.1.3 Returning a value in registers ..................................... 69
    12.1.4 Custom calling conventions ....................................... 69
    12.1.5 Traps: system calls, breakpoints, ................................ 69
    12.1.6 Mixed-endian data ................................................... 70
    12.1.7 Memory access with non-temporal hints ............................. 70
  12.2 Features not considered for support ......................................... 70
    12.2.1 VFP vector mode ...................................................... 70
    12.2.2 Bit-banded memory access ......................................... 70

Bibliography ................................................................. 71
Preface

1.1 Arm C Language Extensions

Document number: 101028
Date of Issue: 30/04/2018

1.2 Abstract

This document specifies the Arm C Language Extensions to enable C/C++ programmers to exploit the Arm architecture with minimal restrictions on source code portability.

1.3 Keywords

ACLE, ABI, C, C++, compiler, armcc, gcc, intrinsic, macro, attribute, NEON, SIMD, atomic

1.4 How to find the latest release of this specification or report a defect in it

Please check the Arm Information Center or Arm Developer Website for a later release if your copy is more than one year old.
Please report defects in this specification to arm dot acle at arm dot com.

1.5 Confidentiality status

This document is Non-Confidential.
1.5.1 Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED AS IS. Arm PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL Arm BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF Arm HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word partner in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

Words and logos marked with ® or ™ are registered trademarks or trademarks of Arm Limited or its affiliates in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2018. Arm Limited or its affiliates. All rights reserved.

1.6 About this document

1.6.1 Change control

1.6.1.1 Change history

Table 1.1: History

<table>
<thead>
<tr>
<th>Issue</th>
<th>Date</th>
<th>By</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>11/11/11</td>
<td>AG</td>
<td>First release</td>
</tr>
<tr>
<td>C</td>
<td>09/05/14</td>
<td>TB</td>
<td>Version 2.0. Updated for Armv8 AArch32 and AArch64.</td>
</tr>
<tr>
<td>D</td>
<td>24/03/16</td>
<td>TB</td>
<td>Version 2.1. Updated for Armv8.1 AArch32 and AArch64.</td>
</tr>
<tr>
<td>E</td>
<td>02/06/17</td>
<td>Arm</td>
<td>Version ACLE Q2 2017. Updated for Armv8.2-A and Armv8.3-A.</td>
</tr>
<tr>
<td>F</td>
<td>30/04/18</td>
<td>Arm</td>
<td>Version ACLE Q2 2018. Updated for Armv8.4-A.</td>
</tr>
</tbody>
</table>

The following sections highlight changes which implementers should be aware of. For tracking purposes the internal defect references (for example [ACLE-123]) are given.

1.6.1.2 Changes between ACLE Q2 2017 and ACLE Q2 2018

Most changes in ACLE Q2 2018 are updates to support features introduced in Armv8.4-A [ARMARMv84]. Support is added for the Dot Product intrinsics.

1.6.2 References

This document refers to the following documents.

1.6.3 Terms and abbreviations

This document uses the following terms and abbreviations.

<table>
<thead>
<tr>
<th>Term</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAPCS</td>
<td>Arm Procedure Call Standard, part of the ABI, defined in [AAPCS].</td>
</tr>
<tr>
<td>ABI</td>
<td>Arm Application Binary Interface.</td>
</tr>
<tr>
<td>ACLE</td>
<td>Arm C Language Extensions, as defined in this document.</td>
</tr>
<tr>
<td>Advanced SIMD</td>
<td>A 64-bit/128-bit SIMD instruction set defined as part of the Arm architecture.</td>
</tr>
<tr>
<td>build attributes</td>
<td>Object build attributes indicating configuration, as defined in [BAJ].</td>
</tr>
<tr>
<td>ILP32</td>
<td>A 32-bit address mode where long is a 32-bit type.</td>
</tr>
<tr>
<td>LLP64</td>
<td>A 64-bit address mode where long is a 32-bit type.</td>
</tr>
<tr>
<td>LP64</td>
<td>A 64-bit address mode where long is a 64-bit type.</td>
</tr>
<tr>
<td>NEON</td>
<td>An implementation of the Arm Advanced SIMD extensions.</td>
</tr>
<tr>
<td>SIMD</td>
<td>Any instruction set that operates simultaneously on multiple elements of a vector data type.</td>
</tr>
<tr>
<td>Thumb</td>
<td>The Thumb instruction set extension to Arm.</td>
</tr>
<tr>
<td>VFP</td>
<td>The original Arm non-SIMD floating-point instruction set.</td>
</tr>
<tr>
<td>word</td>
<td>A 32-bit quantity, in memory or a register.</td>
</tr>
</tbody>
</table>
1.7 Scope

The Arm C Language Extensions (ACLE) specification specifies source language extensions and implementation choices that C/C++ compilers can implement in order to allow programmers to better exploit the Arm architecture.

The extensions include:
- Predefined macros that provide information about the functionality of the target architecture
- Intrinsic functions
- Attributes that can be applied to functions, data and other entities

This specification does not standardize command-line options, diagnostics or other external behavior of compilers.

The intended users of this specification are:
- Application programmers wishing to adapt or hand-optimize applications and libraries for Arm targets
- System programmers needing low-level access to Arm targets beyond what C/C++ provides for
- Compiler implementors, who will implement this specification
- Implementors of IDEs, static analysis and other similar tools who wish to deal with the C/C++ source language extensions when encountered in source code

ACLE is not a hardware abstraction layer (HAL), and does not specify a library component but it may make it easier to write a HAL or other low-level library in C rather than assembler.
Introduction

The Arm architecture includes features that go beyond the set of operations available to C/C++ programmers. The intention of the Arm C Language Extensions (ACLE) is to allow the writing of applications and middleware code that is portable across compilers, and across Arm architecture variants, while exploiting the advanced features of the Arm architecture.

The design principles for ACLE can be summarized as:

- Be implementable in (or as an addition to) current C/C++ implementations.
- Build on and standardize existing practice where possible.


Some of the ACLE extensions are not specific to the Arm architecture but have proven to be of particular benefit in low-level and systems programming; examples include features for controlling the alignment and packing of data, and some common operations such as word rotation and reversal. As and when features become available in international standards (and implementations), it is recommended to use these in preference to ACLE. When implementations are widely available, any ACLE-specific features can be expected to be deprecated.

2.1 Portable Binary Objects

In AArch32, the ABI for the Arm Architecture defines a set of build attributes [BA]. These attributes are intended to facilitate generating cross-platform portable binary object files by providing a mechanism to determine the compatibility of object files. In AArch64, the ABI does not define a standard set of build attributes and takes the approach that binaries are, in general, not portable across platforms. References to build attributes in this document should be interpreted as applying only to AArch32.
Chapter 3

C language extensions

3.1 Data types

This section overlaps with the specification of the Arm Procedure Call Standard, particularly [AAPCS] (4.1). ACLE extends some of the guarantees of C, allowing assumptions to be made in source code beyond those permitted by Standard C.

- Plain char is unsigned, as specified in the ABI [AAPCS] and [AAPCS64] (7.1.1).
- When pointers are 32 bits, the long type is 32 bits (ILP32 model).
- When pointers are 64 bits, the long type may be either 64 bits (LP64 model) or 32 bits (LLP64 model).

ACLE extends C by providing some types not present in Standard C and defining how they are dealt with by the AAPCS.

- Vector types for use with the Advanced SIMD intrinsics (see Vector data types).
- The __fp16 type for 16-bit floating-point values (see Half-precision floating-point).

3.1.1 Implementation-defined type properties

ACLE and the Arm ABI allow implementations some freedom in order to conform to long-standing conventions in various environments. It is suggested that implementations set suitable defaults for their environment but allow the default to be overridden.

The signedness of a plain int bit-field is implementation-defined.

Whether the underlying type of an enumeration is minimal or at least 32-bit, is implementation-defined. The predefined macro __ARM_SIZEOF_MINIMAL_ENUM should be defined as 1 or 4 according to the size of a minimal enumeration type such as enum { X=0 }. An implementation that conforms to the Arm ABI must reflect its choice in the Tag_ABI_enum_size build attribute.

wchar_t may be 2 or 4 bytes. The predefined macro __ARM_SIZEOF_WCHAR_T should be defined as the same number. An implementation that conforms to the Arm ABI must reflect its choice in the Tag_ABI_PCS_wchar_t build attribute.
3.2 Predefined macros

Several predefined macros are defined. Generally these define features of the Arm architecture being targeted, or how the C/C++ implementation uses the architecture. These macros are detailed in Feature test macros. All ACLE predefined macros start with the prefix __ARM.

3.3 Intrinsics

ACLEstandarizes intrinsics to access the Arm ® NEON ™ architecture extension. These intrinsics are intended to be compatible with existing implementations. Before using the NEON intrinsics or data types, the <arm_neon.h> header must be included. The NEON intrinsics are defined in Advanced SIMD (NEON) intrinsics. Note that the NEON intrinsics and data types are in the user namespace.

ACLE also standardizes other intrinsics to access Arm instructions which do not map directly to C operators generally either for optimal implementation of algorithms, or for accessing specialist system-level features. Intrinsics are defined further in various following sections.

Before using the non-NEON intrinsics, the <arm_acle.h> header should be included.

Whether intrinsics are macros, functions or built-in operators is unspecified. For example:

- It is unspecified whether applying #undef to an intrinsic removes the name from visibility
- It is unspecified whether it is possible to take the address of an intrinsic

However, each argument must be evaluated at most once. So this definition is acceptable:

```
#define __rev(x) __builtin_bswap32(x)
```

but this is not:

```
#define __rev(x) ((((x) & 0xff) << 24) | (((x) & 0xff00) << 8) | \ 
 (((x) & 0xff0000) >> 8) | (x) >> 24))
```

3.3.1 Constant arguments to intrinsics

Some intrinsics may require arguments that are constant at compile-time, to supply data that is encoded into the immediate fields of an instruction. Typically, these intrinsics require an integral-constant-expression in a specified range, or sometimes a string literal. An implementation should produce a diagnostic if the argument does not meet the requirements.

3.4 Header files

<arm_acle.h> is provided to make the non-NEON intrinsics available. These intrinsics are in the C implementation namespace and begin with double underscores. It is unspecified whether they are available without the header being included. The __ARM_ACLE macro should be tested before including the header:

```
#ifdef __ARM_ACLE
#include <arm_acle.h>
#endif /* __ARM_ACLE */
```
<arm_neon.h> is provided to define the NEON intrinsics. As these intrinsics are in the user namespace, an implementation would not normally define them until the header is included. The __ARM_NEON macro should be tested before including the header:

```c
#ifdef __ARM_NEON
#include <arm_neon.h>
#endif /* __ARM_NEON */
```

<arm_fp16.h> is provided to define the scalar 16-bit floating point arithmetic intrinsics. As these intrinsics are in the user namespace, an implementation would not normally define them until the header is included. The __ARM_FEATURE_FP16_SCALAR_ARITHMETIC feature macro should be tested before including the header:

```c
#ifdef __ARM_FEATURE_FP16_SCALAR_ARITHMETIC
#include <arm_fp16.h>
#endif /* __ARM_FEATURE_FP16_SCALAR_ARITHMETIC */
```

Including <arm_neon.h> will also cause <arm_fp16.h> to be included if appropriate.

These headers behave as standard library headers; repeated inclusion has no effect beyond the first include.

It is unspecified whether the ACLE headers include the standard headers <assert.h>, <stdint.h> or <inttypes.h>. However, the ACLE headers will not define the standard type names (for example uint32_t) except by inclusion of the standard headers. Programmers are recommended to include the standard headers explicitly if the associated types and macros are needed.

In C++, the following source code fragments are expected to work correctly:

```c
#include <stdint.h>
// UINT64_C not defined here since we did not set __STDC_FORMAT_MACROS
...
#include <arm_neon.h>
```

and:

```c
#include <arm_neon.h>
...
#define __STDC_FORMAT_MACROS
#include <stdint.h>
// ... UINT64_C is now defined
```

### 3.5 Attributes

GCC-style attributes are provided to annotate types, objects and functions with extra information, such as alignment. These attributes are defined in Attributes and pragmas.

### 3.6 Implementation strategies

An implementation may choose to define all the ACLE non-NEON intrinsics as true compiler intrinsics, i.e. built-in functions. The <arm_acle.h> header would then have no effect.

Alternatively, <arm_acle.h> could define the ACLE intrinsics in terms of already supported features of the implementation, for example compiler intrinsics with other names, or inline functions using inline assembler.
3.6.1 Half-precision floating-point

ACLE defines the __fp16 type, which can be used for half-precision (16-bit) floating-point in one of two formats. The binary16 format defined in [IEEE-FP], and referred to as IEEE format, and an alternative format, defined by Arm, which extends the range by removing support for infinities and NaNs, referred to as alternative format. Both formats are described in [ARMARM] (A2.7.4), [ARMARMv8] (A1.4.2).

Toolchains are not required to support the alternative format, and use of the alternative format precludes use of the ISO/IEC TS 18661:3 [CFP15] _Float16 type and the Armv8.2-A 16-bit floating-point extensions. For these reasons, Arm deprecates the use of the alternative format for half precision in ACLE.

The format in use can be selected at runtime but ACLE assumes it is fixed for the life of a program. If the __fp16 type is available, one of __ARM_FP16_FORMAT_IEEE and __ARM_FP16_FORMAT_ALTERNATIVE will be defined to indicate the format in use. An implementation conforming to the Arm ABI will set the Tag_ABI_FP_16bit_format build attribute.

The __fp16 type can be used in two ways; using the intrinsics ACLE defines when the Armv8.2-A 16-bit floating point extensions are available, and using the standard C operators. When using standard C operators, values of __fp16 type promote to (at least) float when used in arithmetic operations, in the same way that values of char or short types promote to int. There is no support for arithmetic directly on __fp16 values using standard C operators.

```c
void add(__fp16 a, __fp16 b) {
    a + b; /* a and b are promoted to (at least) float.
          Operation takes place with (at least) 32-bit precision. */
    vaddh_f16 (a, b); /* a and b are not promoted.
                      Operation takes place with 16-bit precision. */
}
```

Armv8 introduces floating point instructions to convert 64-bit to 16-bit i.e. from double to __fp16. They are not available in earlier architectures, therefore have to rely on emulation libraries or a sequence of instructions to achieve the conversion.

Providing emulation libraries for half-precision floating point conversions when not implemented in hardware is implementation-defined.

```c
double xd;
__fp16 xs = (float)xd;
```

rather than:

```c
double xd;
__fp16 xs = xd;
```

In some older implementations, __fp16 cannot be used as an argument or result type, though it can be used as a field in a structure passed as an argument or result, or passed via a pointer. The predefined macro __ARM_FP16_ARGS should be defined if __fp16 can be used as an argument and result. C++ name mangling is Dh as defined in [cxxabi], and is the same for both the IEEE and alternative formats.

In this example, the floating-point addition is done in single (32-bit) precision:

```c
void add(__fp16 *z, __fp16 const *x, __fp16 const *y, int n) {
    int i;
    for (i = 0; i < n; ++i) z[i] = x[i] + y[i];
}
```
3.6.2 Relationship between \_fp16 and ISO/IEC TS 18661

ISO/IEC TS 18661-3 [CFP15] is a published extension to [C11] which describes a language binding for the [IEEE-FP] standard for floating point arithmetic. This language binding introduces a mapping to an unlimited number of interchange and extended floating-point types, on which binary arithmetic is well defined. These types are of the form _FloatN, where N gives size in bits of the type.

One instantiation of the interchange types introduced by [CFP15] is the _Float16 type. ACLE defines the \_fp16 type as a storage and interchange only format, on which arithmetic operations are defined to first promote to a type with at least the range and precision of float.

This has implications for the result of operations which would result in rounding had the operation taken place in a native 16-bit type. As software may rely on this behaviour for correctness, arithmetic operations on \_fp16 are defined to promote even when the Armv8.2-A fp16 extension is available.

ARM recommends that portable software is written to use the _Float16 type defined in [CFP15].

Type conversion between a value of type \_fp16 and a value of type _Float16 leaves the object representation of the converted value unchanged.

When __ARM_FP16_FORMAT_IEEE == 1, this has no effect on the value of the object. However, as the representation of certain values has a different meaning when using the Arm alternative format for 16-bit floating point values [ARMARM] (A2.7.4) [ARMARMv8] (A1.4.2), when __ARM_FP16_FORMAT_ALTERNATIVE == 1 the type conversion may introduce or remove infinity or NaN representations.

ARM recommends that software implementations warn on type conversions between \_fp16 and _Float16 if __ARM_FP16_FORMAT_ALTERNATIVE == 1.

In an arithmetic operation where one operand is of \_fp16 type and the other is of _Float16 type, the _Float16 type is first converted to \_fp16 type following the rules above, and then the operation is completed as if both operands were of \_fp16 type.

[CFP15] and [C11] do not define vector types, however many C implementations do provide these extensions. Where they exist, type conversion between a value of type vector of \_fp16 and a value of type vector of _Float16 leaves the object representation of the converted value unchanged.

ACLE does not define vector of _Float16 types.
4.1 Introduction

The intention of this section is to standardize architecture names, for example for use in compiler command lines. Toolchains should accept these names case-insensitively where possible, or use all lowercase where not possible. Tools may apply local conventions such as using hyphens instead of underscores.

(Note: processor names, including from the Arm Cortex® processor family, are used as illustrative examples. This specification is applicable to any processors implementing the Arm architecture.)

4.2 Architecture names

4.2.1 CPU architecture

The recommended CPU architecture names are as specified under \texttt{Tag\_CPU\_arch} in \cite{BA}. For details of how to use predefined macros to test architecture in source code, see \textit{A32/T32 instruction set architecture}.

The following table lists the architectures and the A32 and T32 instruction set versions.
Table 4.1: CPU architecture

<table>
<thead>
<tr>
<th>Name</th>
<th>Features</th>
<th>A32</th>
<th>T32</th>
<th>Example processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Armv4</td>
<td>Armv4</td>
<td>4</td>
<td>2</td>
<td>DEC/Intel StrongARM</td>
</tr>
<tr>
<td>Armv4T</td>
<td>Armv4 with Thumb instruction set</td>
<td>4</td>
<td>2</td>
<td>Arm7TDMI</td>
</tr>
<tr>
<td>Armv5T</td>
<td>Armv5 with Thumb instruction set</td>
<td>5</td>
<td>2</td>
<td>Arm10TDMI</td>
</tr>
<tr>
<td>Armv5TE</td>
<td>Armv5T with DSP extensions</td>
<td>5</td>
<td>2</td>
<td>Arm9E, Intel XScale</td>
</tr>
<tr>
<td>Armv5TEJ</td>
<td>Armv5TE with Jazelle® extensions</td>
<td>5</td>
<td>2</td>
<td>Arm926EJ</td>
</tr>
<tr>
<td>Armv6</td>
<td>Armv6 (includes TEJ)</td>
<td>6</td>
<td>2</td>
<td>Arm1136J r0</td>
</tr>
<tr>
<td>Armv6K</td>
<td>Armv6 with kernel extensions</td>
<td>6</td>
<td>2</td>
<td>Arm1136J r1</td>
</tr>
<tr>
<td>Armv6T2</td>
<td>Armv6 with Thumb-2 architecture</td>
<td>6</td>
<td>3</td>
<td>Arm1156T2</td>
</tr>
<tr>
<td>Armv6Z</td>
<td>Armv6K with Security Extensions (includes K)</td>
<td>6</td>
<td>2</td>
<td>Arm1176JZ-S</td>
</tr>
<tr>
<td>Armv6-M</td>
<td>T32 (M-profile)</td>
<td></td>
<td></td>
<td>Cortex-M0, Cortex-M1</td>
</tr>
<tr>
<td>Armv7-A</td>
<td>Armv7 application profile</td>
<td>7</td>
<td>4</td>
<td>Cortex-A8, Cortex-A9</td>
</tr>
<tr>
<td>Armv7-R</td>
<td>Armv7 realtime profile</td>
<td>7</td>
<td>4</td>
<td>Cortex-R4</td>
</tr>
<tr>
<td>Armv7-M</td>
<td>Armv7 microcontroller profile: Thumb-2 instr-</td>
<td></td>
<td></td>
<td>Cortex-M3</td>
</tr>
<tr>
<td></td>
<td>uctions only</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Armv7E-M</td>
<td>Armv7-M with DSP extensions</td>
<td>4</td>
<td></td>
<td>Cortex-M4</td>
</tr>
<tr>
<td>Armv8-A</td>
<td>Armv8 application profile</td>
<td>8</td>
<td>4</td>
<td>Cortex-A57, Cortex-A53</td>
</tr>
<tr>
<td>AArch32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Armv8-A</td>
<td>Armv8 application profile</td>
<td>8</td>
<td></td>
<td>Cortex-A57, Cortex-A53</td>
</tr>
<tr>
<td>AArch64</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note that there is some architectural variation that is not visible through ACLE; either because it is only relevant at the system level (for example the Large Physical Address Extension) or because it would be handled by the compiler (for example hardware divide might or might not be present in the Armv7-A architecture).

### 4.2.2 FPU architecture

For details of how to test FPU features in source code, see *Floating-point and Advanced SIMD (NEON) hardware*. In particular, for testing which precisions are supported in hardware, see `__ssec-HWFP`.

<table>
<thead>
<tr>
<th>Name</th>
<th>Features</th>
<th>Example processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>VFPv2</td>
<td>VFPv2</td>
<td>Arm1136JF-S</td>
</tr>
<tr>
<td>VFPv3</td>
<td>VFPv3</td>
<td>Cortex-A8</td>
</tr>
<tr>
<td>VFPv3_FP16</td>
<td>VFPv3 with FP16</td>
<td>Cortex-A9 (with NEON)</td>
</tr>
<tr>
<td>VFPv3_D16</td>
<td>VFPv3 with 16 D-registers</td>
<td>Cortex-R4F</td>
</tr>
<tr>
<td>VFPv3_D16_FP16</td>
<td>VFPv3 with 16 D-registers and FP16</td>
<td>Cortex-A9 (without NEON), Cortex-R7</td>
</tr>
<tr>
<td>VFPv3_SP_D16</td>
<td>VFPv3 with 16 D-registers, single-precision only</td>
<td>Cortex-R5 with SP-only</td>
</tr>
<tr>
<td>VFPv4</td>
<td>VFPv4 (including FMA and FP16)</td>
<td>Cortex-A5</td>
</tr>
<tr>
<td>VFPv4_D16</td>
<td>VFPv4 (including FMA and FP16) with 16 D-</td>
<td>Cortex-A5 (VFP option)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>registers</td>
</tr>
<tr>
<td>FPv4_SP</td>
<td>FPv4 with single-precision only</td>
<td>Cortex-M4.fp</td>
</tr>
</tbody>
</table>

### 4.3 CPU names

ACLE does not standardize CPU names for use in command-line options and similar contexts. Standard vendor product names should be used.
Object producers should place the CPU name in the `Tag_CPU_name` build attribute.
Feature test macros

5.1 Introduction

The feature test macros allow programmers to determine the availability of ACLE or subsets of it, or of target architectural features. This may indicate the availability of some source language extensions (for example intrinsics) or the likely level of performance of some standard C features, such as integer division and floating-point.

Several macros are defined as numeric values to indicate the level of support for particular features. These macros are undefined if the feature is not present. (Aside: in Standard C/C++, references to undefined macros expand to 0 in preprocessor expressions, so a comparison such as:

```c
#if __ARM_ARCH >= 7
```

will have the expected effect of evaluating to false if the macro is not defined.)

All ACLE macros begin with the prefix __ARM__. All ACLE macros expand to integral constant expressions suitable for use in an #if directive, unless otherwise specified. Syntactically, they must be primary-expressions generally this means an implementation should enclose them in parentheses if they are not simple constants.

5.2 Testing for Arm C Language Extensions

__ARM_ACLE is defined to the version of this specification implemented, as 100 * major_version + minor_version. An implementation implementing version 2.1 of the ACLE specification will define __ARM_ACLE as 201.

5.3 Endianness

__ARM_BIG_ENDIAN is defined as 1 if data is stored by default in big-endian format. If the macro is not set, data is stored in little-endian format. (Aside: the “mixed-endian” format for double-precision numbers, used on some very old Arm FPU implementations, is not supported by ACLE or the Arm ABI.)
5.4 A32 and T32 instruction set architecture and features

References to the target architecture refer to the target as configured in the tools, for example by appropriate command-line options. This may be a subset or intersection of actual targets, in order to produce a binary that runs on more than one real architecture. For example, use of specific features may be disabled.

In some cases, hardware features may be accessible from only one or other of A32 or T32 state. For example, in the v5TE and v6 architectures, DSP instructions and (where available) VFP instructions, are only accessible in A32 state, while in the v7-R architecture, hardware divide is only accessible from T32 state. Where both states are available, the implementation should set feature test macros indicating that the hardware feature is accessible. To provide access to the hardware feature, an implementation might override the programmer’s preference for target instruction set, or generate an interworking call to a helper function. This mechanism is outside the scope of ACLE. In cases where the implementation is given a hard requirement to use only one state (for example to support validation, or post-processing) then it should set feature test macros only for the hardware features available in that state as if compiling for a core where the other instruction set was not present.

An implementation that allows a user to indicate which functions go into which state (either as a hard requirement or a preference) is not required to change the settings of architectural feature test macros.

5.4.1 A32/T32 instruction set architecture

__ARM_ARCH is defined as an integer value indicating the current Arm instruction set architecture (for example 7 for the Arm v7-A architecture implemented by Cortex-A8 or the Armv7-M architecture implemented by Cortex-M3 or 8 for the Armv8-A architecture implemented by Cortex-A57). Armv8.1 [ARMARMv81] onwards, the value of __ARM_ARCH is scaled up to include minor versions. The formula to calculate the value of __ARM_ARCH from Armv8.1 [ARMARMv81] onwards is given by the following formula:

\[
\text{For an Arm architecture ArmvX.Y, } \text{__ARM_ARCH} = \text{X} \times 100 + \text{Y}. \\
\text{E.g. for Armv8.1, } \text{__ARM_ARCH} = 801.
\]

Since ACLE only supports the Arm architecture, this macro would always be defined in an ACLE implementation.

Note that the __ARM_ARCH macro is defined even for cores which only support the T32 instruction set.

__ARM_ARCH_ISA_ARM is defined to 1 if the core supports the Arm instruction set. It is not defined for M-profile cores.

__ARM_ARCH_ISA_THUMB is defined to 1 if the core supports the original T32 instruction set (including the v6-M architecture) and 2 if it supports the T32 instruction set as found in the v6T2 architecture and all v7 architectures.

__ARM_ARCH_ISA_A64 is defined to 1 if the core supports AArch64’s A64 instruction set.

__ARM_32BIT_STATE is defined to 1 if code is being generated for AArch32.

__ARM_64BIT_STATE is defined to 1 if code is being generated for AArch64.

5.4.2 Architectural profile (A, R, M or pre-Cortex)

__ARM_ARCH_PROFILE is defined as A, R, M or S, or unset, according to the architectural profile of the target. S indicates the common subset of A and R. The common subset of A, R and M is indicated by:

\[
\text{__ARM_ARCH} = 7 \&\& \text{!defined (__ARM_ARCH_PROFILE)}
\]

This macro corresponds to the Tag_CPU_arch_profile object build attribute. It may be useful to writers of system code. It is expected in most cases programmers will use more feature-specific tests.

The macro is undefined for architectural targets which predate the use of architectural profiles.
5.4.3 Unaligned access supported in hardware

__ARM_FEATURE_UNALIGNED is defined if the target supports unaligned access in hardware, at least to the extent of being able to load or store an integer word at any alignment with a single instruction. (There may be restrictions on load-multiple and floating-point accesses.) Note that whether a code generation target permits unaligned access will in general depend on the settings of system register bits, so an implementation should define this macro to match the user’s expectations and intentions. For example, a command-line option might be provided to disable the use of unaligned access, in which case this macro would not be defined.

5.4.4 LDREX/STREX

This feature was deprecated in ACLE 2.0. It is strongly recommended that C11/C++11 atomics be used instead.

__ARM_FEATURE_LDREX is defined if the load/store-exclusive instructions (LDREX/STREX) are supported. Its value is a set of bits indicating available widths of the access, as powers of 2. The following bits are used:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Value</th>
<th>Access width</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x01</td>
<td>byte</td>
<td>LDREXB/STREXB</td>
</tr>
<tr>
<td>1</td>
<td>0x02</td>
<td>halfword</td>
<td>LDREXH/STREXH</td>
</tr>
<tr>
<td>2</td>
<td>0x04</td>
<td>word</td>
<td>LDREX/STREX</td>
</tr>
<tr>
<td>3</td>
<td>0x08</td>
<td>doubleword</td>
<td>LDREXD/STREXD</td>
</tr>
</tbody>
</table>

Other bits are reserved.

The following values of __ARM_FEATURE_LDREX may occur:

<table>
<thead>
<tr>
<th>Macro value</th>
<th>Access widths</th>
<th>Example architecture</th>
</tr>
</thead>
<tbody>
<tr>
<td>(undefined)</td>
<td>none</td>
<td>Armv5, Armv6-M</td>
</tr>
<tr>
<td>0x04</td>
<td>word</td>
<td>Armv6</td>
</tr>
<tr>
<td>0x07</td>
<td>word, halfword, byte</td>
<td>Armv7-M</td>
</tr>
<tr>
<td>0x0F</td>
<td>doubleword, word, halfword, byte</td>
<td>Armv6K, Armv7-A/R</td>
</tr>
</tbody>
</table>

Other values are reserved.

The LDREX/STREX instructions are introduced in recent versions of the Arm architecture and supersede the SWP instruction. Where both are available, Arm strongly recommends programmers to use LDREX/STREX rather than SWP. Note that platforms may choose to make SWP unavailable in user mode and emulate it through a trap to a platform routine, or fault it.

5.4.5 CLZ

__ARM_FEATURE_CLZ is defined to 1 if the CLZ (count leading zeroes) instruction is supported in hardware. Note that ACLE provides the __clz() family of intrinsics (see Miscellaneous data-processing intrinsics) even when __ARM_FEATURE_CLZ is not defined.

5.4.6 Q (saturation) flag

__ARM_FEATURE_QBIT is defined to 1 if the Q (saturation) global flag exists and the intrinsics defined in The Q (saturation) flag are available. This flag is used with the DSP saturating-arithmetic instructions (such as QADD) and the width-specified saturating instructions (SSAT and USAT). Note that either of these classes of instructions may exist without the other: for example, v5E has only QADD while v7-M has only SSAT.
Intrinsics associated with the Q-bit and their feature macro __ARM_FEATURE_QBIT are deprecated in ACLE 2.0 for A-profile. They are fully supported for M-profile and R-profile. This macro is defined for AArch32 only.

### 5.4.7 DSP instructions

__ARM_FEATURE_DSP is defined to 1 if the DSP (v5E) instructions are supported and the intrinsics defined in *Saturating intrinsics* are available. These instructions include QADD, SMULBB and others. This feature also implies support for the Q flag.

__ARM_FEATURE_DSP and its associated intrinsics are deprecated in ACLE 2.0 for A-profile. They are fully supported for M and R-profiles. This macro is defined for AArch32 only.

### 5.4.8 Saturation instructions

__ARM_FEATURE_SAT is defined to 1 if the SSAT and USAT instructions are supported and the intrinsics defined in *Width-specified saturation intrinsics* are available. This feature also implies support for the Q flag.

__ARM_FEATURE_SAT and its associated intrinsics are deprecated in ACLE 2.0 for A-profile. They are fully supported for M and R-profiles. This macro is defined for AArch32 only.

### 5.4.9 32-bit SIMD instructions

__ARM_FEATURE_SIMD32 is defined to 1 if the 32-bit SIMD instructions are supported and the intrinsics defined in *32-bit SIMD intrinsics* are available. This also implies support for the GE global flags which indicate byte-by-byte comparison results.

__ARM_FEATURE_SIMD32 is deprecated in ACLE 2.0 for A-profile. Users are encouraged to use NEON Intrinsics as an equivalent for the 32-bit SIMD intrinsics functionality. However they are fully supported for M and R-profiles. This is defined for AArch32 only.

### 5.4.10 Hardware Integer Divide

__ARM_FEATURE_IDIV is defined to 1 if the target has hardware support for 32-bit integer division in all available instruction sets. Signed and unsigned versions are both assumed to be available. The intention is to allow programmers to choose alternative algorithm implementations depending on the likely speed of integer division.

Some older R-profile targets have hardware divide available in the T32 instruction set only. This can be tested for using the following test:

```c
#if __ARM_FEATURE_IDIV || (__ARM_ARCH_PROFILE == R)
```

### 5.5 Floating-point and Advanced SIMD (NEON) hardware

#### 5.5.1 Hardware floating point

__ARM_FP is set if hardware floating-point is available. The value is a set of bits indicating the floating-point precisions supported. The following bits are used:
Bits 0 and 4..31 are reserved

Currently, the following values of __ARM_FP may occur (assuming the processor configuration option for hardware floating-point support is selected where available):

<table>
<thead>
<tr>
<th>Value</th>
<th>Precision</th>
<th>Example processor</th>
</tr>
</thead>
<tbody>
<tr>
<td>(undefined)</td>
<td>none</td>
<td>any processor without hardware floating-point support</td>
</tr>
<tr>
<td>0x04</td>
<td>single</td>
<td>Cortex-R5 when configured with SP only</td>
</tr>
<tr>
<td>0x06</td>
<td>single, half</td>
<td>Cortex-M4.fp</td>
</tr>
<tr>
<td>0x0C</td>
<td>double, single</td>
<td>Arm9, Arm11, Cortex-A8, Cortex-R4</td>
</tr>
<tr>
<td>0x0E</td>
<td>double, single, half</td>
<td>Cortex-A9, Cortex-A15, Cortex-R7</td>
</tr>
</tbody>
</table>

Other values are reserved.

Standard C implementations support single and double precision floating-point irrespective of whether floating-point hardware is available. However, an implementation might choose to offer a mode to diagnose or fault use of floating-point arithmetic at a precision not supported in hardware.

Support for 16-bit floating-point language extensions (see Half-precision (16-bit) floating-point format) is only required to be available if supported in hardware.

### 5.5.2 Half-precision (16-bit) floating-point format

__ARM_FP16_FORMAT_IEEE is defined to 1 if the IEEE 754-2008 [IEEE-FP] 16-bit floating-point format is used.

__ARM_FP16_FORMAT_ALTERNATIVE is defined to 1 if the Arm alternative [ARMARM] 16-bit floating-point format is used. This format removes support for infinities and NaNs in order to provide an extra exponent bit.

At most one of these macros will be defined. See Half-precision floating-point for details of half-precision floating-point types.

### 5.5.3 Fused multiply-accumulate (FMA)

__ARM_FEATURE_FMA is defined to 1 if the hardware floating-point architecture supports fused floating-point multiply-accumulate, i.e. without intermediate rounding. Note that C implementations are encouraged [C99] (7.12) to ensure that `<math.h>` defines `FP_FAST_FMAF` or `FP_FAST_FMA`, which can be tested by portable C code. A C implementation on Arm might define these macros by testing __ARM_FEATURE_FMA and __ARM_FP.

### 5.5.4 Advanced SIMD architecture extension (NEON)

__ARM_NEON is defined to a value indicating the Advanced SIMD (NEON) architecture supported. The only current value is 1.

In principle, for AArch32, the NEON architecture can exist in an integer-only version. To test for the presence of NEON floating-point vector instructions, test __ARM_NEON_FP. When NEON does occur in an integer-only version, the VFP scalar instruction set is also not present. See [ARMARM] (table A2-4) for architecturally permitted combinations.
__ARM_NEON is always set to 1 for AArch64.

5.5.5 NEON floating-point

__ARM_NEON_FP is defined as a bitmap to indicate floating-point support in the NEON architecture. The meaning of the values is the same as for __ARM_FP. This macro is undefined when the NEON extension is not present or does not support floating-point.

Current AArch32 NEON implementations do not support double-precision floating-point even when it is present in VFP. 16-bit floating-point format is supported in NEON if and only if it is supported in VFP. Consequently, the definition of __ARM_NEON_FP is the same as __ARM_FP except that the bit to indicate double-precision is not set for AArch32. Double-precision is always set for AArch64.

If __ARM_FEATURE_FMA and __ARM_NEON_FP are both defined, fused-multiply instructions are available in NEON also.

5.5.6 Wireless MMX

If Wireless MMX operations are available on the target, __ARM_WMMX is defined to a value that indicates the level of support, corresponding to the Tag_WMMX_arch build attribute.

This specification does not further define source-language features to support Wireless MMX.

5.5.7 Crypto Extension

NOTE: The __ARM_FEATURE_CRYPTO macro is deprecated in favor of the finer grained feature macros described below.

__ARM_FEATURE_CRYPTO is defined to 1 if the Armv8-A Crypto instructions are supported and intrinsics targeting them are available. These instructions include AES{E, D}, SHA1{C, P, M} and others. This also implies __ARM_FEATURE_AES and __ARM_FEATURE_SHA2.

5.5.8 AES Extension

__ARM_FEATURE_AES is defined to 1 if the AES Crypto instructions from Armv8-A are supported and intrinsics targeting them are available. These instructions include AES{E, D}, AESMC, AESIMC and others.

5.5.9 SHA2 Extension

__ARM_FEATURE_SHA2 is defined to 1 if the SHA1 & SHA2 Crypto instructions from Armv8-A are supported and intrinsics targeting them are available. These instructions include SHA1{C, P, M} and others.

5.5.10 SHA512 Extension

__ARM_FEATURE_SHA512 is defined to 1 if the SHA2 Crypto instructions from Armv8.2-A are supported and intrinsics targeting them are available. These instructions include SHA1{C, P, M} and others.
5.5.11 SHA3 Extension

__ARM_FEATURE_SHA3 is defined to 1 if the SHA1 & SHA2 Crypto instructions from Armv8-A and the SHA2 and SHA3 instructions from Armv8.2-A and newer are supported and intrinsics targeting them are available. These instructions include AES{E, D}, SHA1{C, P, M}, RAX, and others.

5.5.12 SM3 Extension

__ARM_FEATURE_SM3 is defined to 1 if the SM3 Crypto instructions from Armv8.2-A are supported and intrinsics targeting them are available. These instructions include SM3{TT1A, TT1B}, and others.

5.5.13 SM4 Extension

__ARM_FEATURE_SM4 is defined to 1 if the SM4 Crypto instructions from Armv8.2-A are supported and intrinsics targeting them are available. These instructions include SM4{E, EKEY} and others.

5.5.14 FP16 FML Extension

__ARM_FEATURE_FP16_FML is defined to 1 if the FP16 multiplication variant instructions from Armv8.2-A are supported and intrinsics targeting them are available. Available when __ARM_FEATURE_FP16_SCALAR_ARITHMETIC.

5.5.15 CRC32 Extension

__ARM_FEATURE_CRC32 is defined to 1 if the CRC32 instructions are supported and the intrinsics defined in CRC32 intrinsics are available. These instructions include CRC32B, CRC32H and others. This is only available when __ARM_ARCH >= 8.

5.5.16 Directed Rounding

__ARM_FEATURE_DIRECTED_ROUNDING is defined to 1 if the directed rounding and conversion vector instructions are supported and rounding and conversion intrinsics are available. This is only available when __ARM_ARCH >= 8.

5.5.17 Numeric Maximum and Minimum

__ARM_FEATURE_NUMERIC_MAXMIN is defined to 1 if the IEEE 754-2008 compliant floating point maximum and minimum vector instructions are supported and intrinsics targeting these instructions are available. This is only available when __ARM_ARCH >= 8.

5.5.18 Half-precision argument and result

__ARM_FP16_ARGS is defined to 1 if __fp16 can be used as an argument and result.
5.5.19 Rounding Doubling Multiplies

__ARM_FEATURE_QRDMX__ is defined to 1 if SQRDMLAH and SQRDMLSH instructions and their associated intrinsics are available.

5.5.20 16-bit floating-point data processing operations

__ARM_FEATURE_FP16_SCALAR_ARITHMETIC__ is defined to 1 if the 16-bit floating-point arithmetic instructions are supported in hardware and the associated scalar intrinsics defined by ACLE are available. Note that this implies:

- __ARM_FP16_FORMAT_IEEE == 1
- __ARM_FP16_FORMAT_ALTERNATIVE == 0
- __ARM_FP & 0x02 == 1

__ARM_FEATURE_FP16_VECTOR_ARITHMETIC__ is defined to 1 if the 16-bit floating-point arithmetic instructions are supported in hardware and the associated vector intrinsics defined by ACLE are available. Note that this implies:

- __ARM_FP16_FORMAT_IEEE == 1
- __ARM_FP16_FORMAT_ALTERNATIVE == 0
- __ARM_FP & 0x02 == 1
- __ARM_NEON_FP & 0x02 == 1

5.5.21 Javascript floating-point conversion

__ARM_FEATURE_JCVT__ is defined to 1 if the FJCVTZS (AArch64) or VJCVT (AArch32) instruction and the associated intrinsic is available.

5.6 Floating-point model

These macros test the floating-point model implemented by the compiler and libraries. The model determines the guarantees on arithmetic and exceptions.

__ARM_FP_FAST__ is defined to 1 if floating-point optimizations may occur such that the computed results are different from those prescribed by the order of operations according to the C standard. Examples of such optimizations would be reassociation of expressions to reduce depth, and replacement of a division by constant with multiplication by its reciprocal.

__ARM_FP_FENV_ROUNDING__ is defined to 1 if the implementation allows the rounding to be configured at runtime using the standard C fesetround() function and will apply this rounding to future floating-point operations. The rounding mode applies to both scalar floating-point and NEON.

The floating-point implementation might or might not support denormal values. If denormal values are not supported then they are flushed to zero.

Implementations may also define the following macros in appropriate floating-point modes:

__STDC_IEC_559__ is defined if the implementation conforms to IEC This implies support for floating-point exception status flags, including the inexact exception. This macro is specified by [C99] (6.10.8).

__SUPPORT_SNAN__ is defined if the implementation supports signalling NaNs. This macro is specified by the C standards proposal WG14 N965 Optional support for Signaling NaNs. (Note: this was not adopted into C11.)
5.7 Procedure call standard

__ARM_PCS is defined to 1 if the default procedure calling standard for the translation unit conforms to the base PCS defined in [AAPCS]. This is supported on AArch32 only.

__ARM_PCS_VFP is defined to 1 if the default is to pass floating-point parameters in hardware floating-point registers using the VFP variant PCS defined in [AAPCS]. This is supported on AArch32 only.

__ARM_PCS_AAPCS64 is defined to 1 if the default procedure calling standard for the translation unit conforms to the [AAPCS64].

Note that this should reflect the implementation default for the translation unit. Implementations which allow the PCS to be set for a function, class or namespace are not expected to redefine the macro within that scope.

5.8 Position-independent code

__ARM_ROPI is defined to 1 if the translation unit is being compiled in read-only position independent mode. In this mode, all read-only data and functions are at a link-time constant offset from the program counter.

__ARM_RWPI is defined to 1 if the translation unit is being compiled in read-write position independent mode. In this mode, all writable data is at a link-time constant offset from the static base register defined in [AAPCS].

The ROPI and RWPI position independence modes are compatible with each other, so the __ARM_ROPI and __ARM_RWPI macros may be defined at the same time.

5.9 Coprocessor Intrinsics

__ARM_FEATURE_COPROC is defined as a bitmap to indicate the presence of coprocessor intrinsics for the target architecture. If __ARM_FEATURE_COPROC is undefined or zero, that means there is no support for coprocessor intrinsics on the target architecture. The following bits are used:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Value</th>
<th>Intrinsics Available</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x1</td>
<td>__arm_cdp __arm_ldc, __arm_ldecl, __arm_stc, __arm_stcl, __arm_mcr and __arm_mrc</td>
</tr>
<tr>
<td>1</td>
<td>0x2</td>
<td>__arm_cdp2, __arm_ldc2, __arm_stc2, __arm_stcl2, __arm_mcr2 and __arm_mrc2</td>
</tr>
<tr>
<td>2</td>
<td>0x4</td>
<td>__arm_mcr and __arm_mrc</td>
</tr>
<tr>
<td>3</td>
<td>0x8</td>
<td>__arm_mcr2 and __arm_mrc2</td>
</tr>
</tbody>
</table>

5.10 Mapping of object build attributes to predefines

This section is provided for guidance. Details of build attributes can be found in [BA].
Table 5.1: Mapping of object build attributes to predefined macros

<table>
<thead>
<tr>
<th>Tag no.</th>
<th>Tag</th>
<th>Predefined macro</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>Tag_CPU_arch</td>
<td>__ARM_ARCH, __ARM_FEATURE_DSP</td>
</tr>
<tr>
<td>7</td>
<td>Tag_CPU_arch_profile</td>
<td>__ARM_PROFILE</td>
</tr>
<tr>
<td>8</td>
<td>Tag_ARM_ISA_use</td>
<td>__ARM_ISA_ARM</td>
</tr>
<tr>
<td>9</td>
<td>Tag_THUMB_ISA_use</td>
<td>__ARM_ISA_THUMB</td>
</tr>
<tr>
<td>11</td>
<td>Tag_WMMX_arch</td>
<td>__ARM_WMMX</td>
</tr>
<tr>
<td>18</td>
<td>Tag_ABI_PCS_wchar_t</td>
<td>__ARM_SIZEOF_WCHAR_T</td>
</tr>
<tr>
<td>20</td>
<td>Tag_ABI_FP_denormal</td>
<td>__ARM_SIZEOF_MINIMAL_ENUM</td>
</tr>
<tr>
<td>22</td>
<td>Tag_ABI_FP_exceptions</td>
<td>__ARM_SIZEOF_MINIMAL_ENUM</td>
</tr>
<tr>
<td>26</td>
<td>Tag_ABI_enum_size</td>
<td>__ARM_SIZEOF_MINIMAL_ENUM</td>
</tr>
<tr>
<td>34</td>
<td>Tag_CPU_unaligned_access</td>
<td>__ARM_FEATURE_UNALIGNED</td>
</tr>
<tr>
<td>36</td>
<td>Tag_FP_HP_extension</td>
<td>__ARM_FP16_FORMAT_IEEE, __ARM_FP16_FORMAT_ALTERNATIVE</td>
</tr>
<tr>
<td>38</td>
<td>Tag_ABI_FP_16bit_for</td>
<td>__ARM_FP16_FORMAT_IEEE, __ARM_FP16_FORMAT_ALTERNATIVE</td>
</tr>
</tbody>
</table>

5.11 Summary of predefined macros

Table 5.2: Summary of predefined macros

<table>
<thead>
<tr>
<th>Macro name</th>
<th>Meaning</th>
<th>Example</th>
<th>See section</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ARM_32BIT_STATE</td>
<td>Code is for AArch32 state</td>
<td>1</td>
<td>A32/T32 instruction set architecture</td>
</tr>
<tr>
<td>__ARM_64BIT_STATE</td>
<td>Code is for AArch64 state</td>
<td>1</td>
<td>A32/T32 instruction set architecture</td>
</tr>
<tr>
<td>__ARM_ACLE</td>
<td>Indicates ACLE implemented</td>
<td>101</td>
<td>Testing for Arm C Language Extensions</td>
</tr>
<tr>
<td>__ARM_ALIGN_MAX_PWR</td>
<td>Log of maximum alignment of static object</td>
<td>20</td>
<td>Alignment of static objects</td>
</tr>
<tr>
<td>__ARM_ALIGN_MAX_STACK_PWR</td>
<td>Log of maximum alignment of stack object</td>
<td>3</td>
<td>Alignment of stack objects</td>
</tr>
<tr>
<td>__ARM_ARCH</td>
<td>Arm architecture level</td>
<td>7</td>
<td>A32/T32 instruction set architecture</td>
</tr>
<tr>
<td>__ARM_ARCH_ISA_A64</td>
<td>AArch64 ISA present</td>
<td>1</td>
<td>A32/T32 instruction set architecture</td>
</tr>
<tr>
<td>__ARM_ARCH_ISA_ARM</td>
<td>Arm instruction set present</td>
<td>1</td>
<td>A32/T32 instruction set architecture</td>
</tr>
<tr>
<td>__ARM_ARCH_ISA_THUMB</td>
<td>T32 instruction set present</td>
<td>2</td>
<td>A32/T32 instruction set architecture</td>
</tr>
</tbody>
</table>

Continued on next page
Table 5.2 – continued from previous page

<table>
<thead>
<tr>
<th>Macro name</th>
<th>Meaning</th>
<th>Example</th>
<th>See section</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>__ARM_ARCH_PROFILE</code></td>
<td>Architecture profile</td>
<td>A</td>
<td>Architectural profile (A, R, M or pre-Cortex)</td>
</tr>
<tr>
<td><code>__ARM_BIG_ENDIAN</code></td>
<td>Memory is big-endian</td>
<td>1</td>
<td>Endianness</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_CLZ</code></td>
<td>CLZ instruction</td>
<td>1</td>
<td>CLZ, Miscellaneous data-processing intrinsics</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_CRC32</code></td>
<td>CRC32 extension</td>
<td>1</td>
<td>CRC32 Extension</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_CRYPTO</code></td>
<td>Crypto extension</td>
<td>1</td>
<td>Crypto Extension</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_DIRECTED_ROUNDING</code></td>
<td>Directed Rounding</td>
<td>1</td>
<td>Directed Rounding</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_DSP</code></td>
<td>DSP instructions (Arm v5E) (32-bit-only)</td>
<td>1</td>
<td>DSP instructions, Saturating intrinsics</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_AES</code></td>
<td>AES Crypto extension (Arm v8-A)</td>
<td>1</td>
<td>Crypto Extension, AES Extension</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_FMA</code></td>
<td>Floating-point fused multiply-accumulate</td>
<td>1</td>
<td>Fused multiply-accumulate (FMA), Floating-point data-processing intrinsics</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_IDIV</code></td>
<td>Hardware Integer Divide</td>
<td>1</td>
<td>Hardware Integer Divide</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_JCVT</code></td>
<td>Javascript conversion (ARMv8.3)</td>
<td>1</td>
<td>Javascript floating-point conversion Floating-point data-processing intrinsics</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_LDREX</code></td>
<td>Load/store exclusive instructions</td>
<td>0x0F</td>
<td>LDREX/STREX, Synchronization, barrier, and hint intrinsics</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_NUMERIC_MAXMIN</code></td>
<td>Numeric Maximum and Minimum</td>
<td>1</td>
<td>Numeric Maximum and Minimum</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_QBIT</code></td>
<td>Q (saturation) flag (32-bit-only)</td>
<td>1</td>
<td>Q (saturation) flag, The Q (saturation) flag</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_QRDMX</code></td>
<td>SRDMLxH intrinsics and associated intrinsics availability</td>
<td>1</td>
<td>Rounding Doubling Multiples</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_SAT</code></td>
<td>Width-specified saturation instructions (32-bit-only)</td>
<td>1</td>
<td>Saturation instructions Width-specified saturation intrinsics</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_SHA2</code></td>
<td>SHA2 Crypto extension (Arm v8-A)</td>
<td>1</td>
<td>Crypto Extension, SHA2 Extension</td>
</tr>
<tr>
<td><code>__ARM_FEATURE_SHA512</code></td>
<td>SHA2 Crypto ext. (Arm v8.4-A, optional Armv8.2-A, Armv8.3-A)</td>
<td>1</td>
<td>Crypto Extension, SHA512 Extension</td>
</tr>
</tbody>
</table>

Continued on next page
Table 5.2 – continued from previous page

<table>
<thead>
<tr>
<th>Macro name</th>
<th>Meaning</th>
<th>Example</th>
<th>See section</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ARM_FEATURE_SHA3</td>
<td>SHA3 Crypto extension (Arm v8.4-A)</td>
<td>1</td>
<td>Crypto Extension, SHA3 Extension</td>
</tr>
<tr>
<td>__ARM_FEATURE_SIMD32</td>
<td>32-bit SIMD instructions (Armv6) (32-bit-only)</td>
<td>1</td>
<td>Saturation instructions, 32-bit SIMD intrinsics</td>
</tr>
<tr>
<td>__ARM_FEATURE_SM3</td>
<td>SM3 Crypto extension (Arm v8.4-A, optional Armv8.2-A, Armv8.3-A)</td>
<td>1</td>
<td>Crypto Extension, SM3 Extension</td>
</tr>
<tr>
<td>__ARM_FEATURE_SM4</td>
<td>SM4 Crypto extension (Arm v8.4-A, optional Armv8.2-A, Armv8.3-A)</td>
<td>1</td>
<td>Crypto Extension, SM4 Extension</td>
</tr>
<tr>
<td>__ARM_FEATURE_FP16_FML</td>
<td>FP16 FML extension (Arm v8.4-A, optional Armv8.2-A, Armv8.3-A)</td>
<td>1</td>
<td>FP16 FML Extension</td>
</tr>
<tr>
<td>__ARM_FEATURE_UNALIGNED</td>
<td>Hardware support for unaligned access</td>
<td>1</td>
<td>Unaligned access supported in hardware</td>
</tr>
<tr>
<td>__ARM_FP</td>
<td>Hardware floating-point</td>
<td>0x0C</td>
<td>Hardware floating point</td>
</tr>
<tr>
<td>__ARM_FP16_ARGS</td>
<td>__fp16 argument and result</td>
<td>1</td>
<td>Half-precision argument and result</td>
</tr>
<tr>
<td>__ARM_FP16_FORMAT_ALTERNATIVE</td>
<td>16-bit floating-point, alternative format</td>
<td>1</td>
<td>Half-precision (16-bit) floating-point format</td>
</tr>
<tr>
<td>__ARM_FP16_FORMAT_IEEE</td>
<td>16-bit floating-point, IEEE format</td>
<td>1</td>
<td>Half-precision (16-bit) floating-point format</td>
</tr>
<tr>
<td>__ARM_FP_FAST</td>
<td>Accuracy-losing optimizations</td>
<td>1</td>
<td>Floating-point model</td>
</tr>
<tr>
<td>__ARM_FP_FENV_ROUNDING</td>
<td>Rounding is configurable at runtime</td>
<td>1</td>
<td>Floating-point model</td>
</tr>
<tr>
<td>__ARM_NEON</td>
<td>Advanced SIMD (NEON) extension</td>
<td>1</td>
<td>NEON floating-point</td>
</tr>
<tr>
<td>__ARM_NEON_FP</td>
<td>Advanced SIMD (NEON) floating-point</td>
<td>0x04</td>
<td>Wireless MMX</td>
</tr>
<tr>
<td>__ARM_FEATURE_COPROC</td>
<td>Coprocessor Intrinsics</td>
<td>0x01</td>
<td>Coprocessor Intrinsics</td>
</tr>
<tr>
<td>__ARM_PCS</td>
<td>Arm procedure call standard (32-bit-only)</td>
<td>1</td>
<td>Procedure call standard</td>
</tr>
<tr>
<td>__ARM_PCS_AAPCS64</td>
<td>Arm PCS for AArch64.</td>
<td>1</td>
<td>Procedure call standard</td>
</tr>
<tr>
<td>__ARM_PCS_VFP</td>
<td>Arm PCS hardware FP variant in use (32-bit-only)</td>
<td>1</td>
<td>Procedure call standard</td>
</tr>
<tr>
<td>__ARM_ROPI</td>
<td>Read-only PIC in use</td>
<td>1</td>
<td>Position-independent code</td>
</tr>
<tr>
<td>__ARM_RWPI</td>
<td>Read-write PIC in use</td>
<td>1</td>
<td>Position-independent code</td>
</tr>
</tbody>
</table>

Continued on next page
Table 5.2 – continued from previous page

<table>
<thead>
<tr>
<th>Macro name</th>
<th>Meaning</th>
<th>Example</th>
<th>See section</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ARM_SIZEOF_MINIMAL_ENUM</td>
<td>Size of minimal enumeration type: 1 or 4</td>
<td>1</td>
<td>Implementation-defined type properties</td>
</tr>
<tr>
<td>__ARM_SIZEOF_WCHAR_T</td>
<td>Size of wchar_t: 2 or 4</td>
<td>2</td>
<td>Implementation-defined type properties</td>
</tr>
<tr>
<td>__ARM_WMMX</td>
<td>Wireless MMX extension (32-bit-only)</td>
<td>1</td>
<td>Wireless MMX</td>
</tr>
</tbody>
</table>
Chapter 6

Attributes and pragmas

6.1 Attribute syntax

The general rules for attribute syntax are described in the GCC documentation <http://gcc.gnu.org/onlinedocs/gcc/Attribute-Syntax.html>. Briefly, for this declaration:

```c
A int B x C, D y E;
```

attribute A applies to both x and y; B and C apply to x only, and D and E apply to y only. Programmers are recommended to keep declarations simple if attributes are used.

Unless otherwise stated, all attribute arguments must be compile-time constants.

6.2 Hardware/software floating-point calling convention

The AArch32 PCS defines a base standard, as well as several variants.

On targets with hardware FP the AAPCS provides for procedure calls to use either integer or floating-point argument and result registers. ACLE allows this to be selectable per function.

```c
__attribute__((pcs("aapcs")))
```

applied to a function, selects software (integer) FP calling convention.

```c
__attribute__((pcs("aapcs-vfp")))
```

applied to a function, selects hardware FP calling convention.

The AArch64 PCS standard variants do not change how parameters are passed, so no PCS attributes are supported.

The `pcs` attribute applies to functions and function types. Implementations are allowed to treat the procedure call specification as part of the type, i.e. as a language linkage in the sense of [C++ #1].

6.3 Target selection

The following target selection attributes are supported:
__attribute__((target("arm")))

when applied to a function, forces A32 state code generation.

__attribute__((target("thumb")))

when applied to a function, forces T32 state code generation.

The implementation must generate code in the required state unless it is impossible to do so. For example, on an Armv5 or Armv6 target with VFP (and without the T32 instruction set), if a function is forced to T32 state, any floating-point operations or intrinsics that are only available in A32 state must be generated as calls to library functions or compiler-generated functions.

This attribute does not apply to AArch64.

6.4 Weak linkage

__attribute__((weak)) can be attached to declarations and definitions to indicate that they have weak static linkage (STB_WEAK in ELF objects). As definitions, they can be overridden by other definitions of the same symbol. As references, they do not need to be satisfied and will be resolved to zero if a definition is not present.

6.4.1 Patchable constants

In addition, this specification requires that weakly defined initialized constants are not used for constant propagation, allowing the value to be safely changed by patching after the object is produced.

6.5 Alignment

The new standards for C [C11] (6.7.5) and C++ [CPP11] (7.6.2) add syntax for aligning objects and types. ACLE provides an alternative syntax described in this section.

6.5.1 Alignment attribute

__attribute__((aligned(N))) can be associated with data, functions, types and fields. N must be an integral constant expression and must be a power of 2, for example 1, 2, 4, 8. The maximum alignment depends on the storage class of the object being aligned. The size of a data type is always a multiple of its alignment. This is a consequence of the rule in C that the spacing between array elements is equal to the element size.

The aligned attribute does not act as a type qualifier. For example, given:

```c
char x __attribute__((aligned(8)));
int y __attribute__((aligned(1)));
```

the type of \&x is char * and the type of \&y is int *. The following declarations are equivalent:

```c
struct S x __attribute__((aligned(16))); /* ACLE */
struct S __Alignas(16) x/* C11 */
#include <stdalign.h> /* C11 (alternative) */
struct S alignas(16) x;
```
6.5.2 Alignment of static objects

The macro `__ARM_ALIGN_MAX_PWR` indicates (as the exponent of a power of 2) the maximum available alignment of static data – for example 4 for 16-byte alignment. So the following is always valid:

```c
int x __attribute__((aligned(1 << __ARM_ALIGN_MAX_PWR)));
```

or, using the C11/C++11 syntax:

```c
alignas(1 << __ARM_ALIGN_MAX_PWR) int x;
```

Since an alignment request on an object does not change its type or size, `x` in this example would have type `int` and size 4.

There is in principle no limit on the alignment of static objects, within the constraints of available memory. In the Arm ABI an object with a requested alignment would go into an ELF section with at least as strict an alignment requirement. However, an implementation supporting position-independent dynamic objects or overlays may need to place restrictions on their alignment demands.

6.5.3 Alignment of stack objects

It must be possible to align any local object up to the stack alignment as specified in the AAPCS for AArch32 (i.e. 8 bytes) or as specified in AAPCS64 for AArch64 (i.e. 16 bytes) this being also the maximal alignment of any native type.

An implementation may, but is not required to, permit the allocation of local objects with greater alignment, for example 16 or 32 bytes for AArch32. (This would involve some runtime adjustment such that the object address was not a fixed offset from the stack pointer on entry.)

If a program requests alignment greater than the implementation supports, it is recommended that the compiler warn but not fault this. Programmers should expect over-alignment of local objects to be treated as a hint.

The macro `__ARM_ALIGN_MAX_STACK_PWR` indicates (as the exponent of a power of 2) the maximum available stack alignment. For example, a value of 3 indicates 8-byte alignment.

6.5.4 Procedure calls

For procedure calls, where a parameter has aligned type, data should be passed as if it was a basic type of the given type and alignment. For example, given the aligned type:

```c
struct S { int a[2]; } __attribute__((aligned(8)));
```

the second argument of:

```c
f(int, struct S);
```

should be passed as if it were:

```c
f(int, long long);
```

which means that in AArch32 AAPCS the second parameter is in R2/R3 rather than R1/R2.
6.5.5 Alignment of C heap storage

The standard C allocation functions [C99] (7.20.3), such as malloc(), return storage aligned to the normal maximal alignment, i.e. the largest alignment of any (standard) type.

Implementations may, but are not required to, provide a function to return heap storage of greater alignment. Suitable functions are:

```c
int posix_memalign(void **memptr, size_t alignment, size_t size);
```

as defined in [POSIX], or:

```c
void *aligned_alloc(size_t alignment, size_t size);
```

as defined in [C11] (7.22.3.1).

6.5.6 Alignment of C++ heap allocation

In C++, an allocation (with new) knows the object’s type. If the type is aligned, the allocation should also be aligned. There are two cases to consider depending on whether the user has provided an allocation function.

If the user has provided an allocation function for an object or array of over-aligned type, it is that function’s responsibility to return suitably aligned storage. The size requested by the runtime library will be a multiple of the alignment (trivially so, for the non-array case).

(The AArch32 C++ ABI does not explicitly deal with the runtime behavior when dealing with arrays of alignment greater than 8. In this situation, any cookie will be 8 bytes as usual, immediately preceding the array; this means that the cookie is not necessarily at the address seen by the allocation and deallocation functions. Implementations will need to make some adjustments before and after calls to the ABI-defined C++ runtime, or may provide additional non-standard runtime helper functions.) Example:

```c
struct float4 {
    void *operator new[](size_t s) {
        void *p;
        posix_memalign(&p, 16, s);
        return p;
    }
    float data[4];
} __attribute__((aligned(16)));
```

If the user has not provided their own allocation function, the behavior is implementation-defined.

The generic itanium C++ ABI, which we use in AArch64, already handles arrays with arbitrarily aligned elements

6.6 Other attributes

The following attributes should be supported and their definitions follow [GCC]. These attributes are not specific to Arm or the Arm ABI.

alias, common, nocommon, noinline, packed, section, visibility, weak

Some specific requirements on the weak attribute are detailed in Weak linkage.
Synchronization, barrier, and hint intrinsics

7.1 Introduction

This section provides intrinsics for managing data that may be accessed concurrently between processors, or between a processor and a device. Some intrinsics atomically update data, while others place barriers around accesses to data to ensure that accesses are visible in the correct order.

Memory prefetch intrinsics are also described in this section.

7.2 Atomic update primitives

7.2.1 C/C++ standard atomic primitives

The new C and C++ standards [C11](7.17), [CPP11](clause 29) provide a comprehensive library of atomic operations and barriers, including operations to read and write data with particular ordering requirements. Programmers are recommended to use this where available.

7.2.2 IA-64/GCC atomic update primitives

The __sync family of intrinsics (introduced in [IA-64](section 7.4), and as documented in the GCC documentation) may be provided, especially if the C/C++ atomics are not available, and are recommended as being portable and widely understood. These may be expanded inline, or call library functions. Note that, unusually, these intrinsics are polymorphic they will specialize to instructions suitable for the size of their arguments.

7.3 Memory barriers

Memory barriers ensure specific ordering properties between memory accesses. For more details on memory barriers, see [ARMARM] (A3.8.3). The intrinsics in this section are available for all targets. They may be no-ops (i.e. generate no code, but possibly act as a code motion barrier in compilers) on targets where the relevant instructions do not exist, but only if the property they guarantee would have held anyway. On targets where the relevant instructions exist but are implemented as no-ops, these intrinsics generate the instructions.
The memory barrier intrinsics take a numeric argument indicating the scope and access type of the barrier, as shown in the following table. (The assembler mnemonics for these numbers, as shown in the table, are not available in the intrinsics.) The argument should be an integral constant expression within the required range see Constant arguments to intrinsics.

<table>
<thead>
<tr>
<th>Argument</th>
<th>Mnemonic</th>
<th>Domain</th>
<th>Ordered Accesses (before-after)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>SY</td>
<td>Full system</td>
<td>Any-Any</td>
</tr>
<tr>
<td>14</td>
<td>ST</td>
<td>Full system</td>
<td>Store-Store</td>
</tr>
<tr>
<td>13</td>
<td>LD</td>
<td>Full system</td>
<td>Load-Load, Load-Store</td>
</tr>
<tr>
<td>11</td>
<td>ISH</td>
<td>Inner shareable</td>
<td>Any-Any</td>
</tr>
<tr>
<td>10</td>
<td>ISHST</td>
<td>Inner shareable</td>
<td>Store-Store</td>
</tr>
<tr>
<td>9</td>
<td>ISHLD</td>
<td>Inner shareable</td>
<td>Load-Load, Load-Store</td>
</tr>
<tr>
<td>7</td>
<td>NSH or UN</td>
<td>Non-shareable</td>
<td>Any-Any</td>
</tr>
<tr>
<td>6</td>
<td>NSHST</td>
<td>Non-shareable</td>
<td>Store-Store</td>
</tr>
<tr>
<td>5</td>
<td>NSHLD</td>
<td>Non-shareable</td>
<td>Load-Load, Load-Store</td>
</tr>
<tr>
<td>3</td>
<td>OSH</td>
<td>Outer shareable</td>
<td>Any-Any</td>
</tr>
<tr>
<td>2</td>
<td>OSHST</td>
<td>Outer shareable</td>
<td>Store-Store</td>
</tr>
<tr>
<td>1</td>
<td>OSHLD</td>
<td>Outer shareable</td>
<td>Load-Load, Load-Store</td>
</tr>
</tbody>
</table>

The following memory barrier intrinsics are available:

```c
void __dmb(/*constant*/ unsigned int);
```

Generates a DMB (data memory barrier) instruction or equivalent CP15 instruction. DMB ensures the observed ordering of memory accesses. Memory accesses of the specified type issued before the DMB are guaranteed to be observed (in the specified scope) before memory accesses issued after the DMB. For example, DMB should be used between storing data, and updating a flag variable that makes that data available to another core.

The __dmb() intrinsic also acts as a compiler memory barrier of the appropriate type.

```c
void __dsb(/*constant*/ unsigned int);
```

Generates a DSB (data synchronization barrier) instruction or equivalent CP15 instruction. DSB ensures the completion of memory accesses. A DSB behaves as the equivalent DMB and has additional properties. After a DSB instruction completes, all memory accesses of the specified type issued before the DSB are guaranteed to have completed.

The __dsb() intrinsic also acts as a compiler memory barrier of the appropriate type.

```c
void __isb(/*constant*/ unsigned int);
```

Generates an ISB (instruction synchronization barrier) instruction or equivalent CP15 instruction. This instruction flushes the processor pipeline fetch buffers, so that following instructions are fetched from cache or memory. An ISB is needed after some system maintenance operations.

An ISB is also needed before transferring control to code that has been loaded or modified in memory, for example by an overlay mechanism or just-in-time code generator. (Note that if instruction and data caches are separate, privileged cache maintenance operations would be needed in order to unify the caches.)

The only supported argument for the __isb() intrinsic is 15, corresponding to the SY (full system) scope of the ISB instruction.

### 7.3.1 Examples

In this example, process P1 makes some data available to process P2 and sets a flag to indicate this.
In this example, process P1 makes data available to P2 by putting it on a queue.

### 7.4 Hints

The intrinsics in this section are available for all targets. They may be no-ops (i.e. generate no code, but possibly act as a code motion barrier in compilers) on targets where the relevant instructions do not exist. On targets where the relevant instructions exist but are implemented as no-ops, these intrinsics generate the instructions.

```c
void __wfi(void);
```

Generates a WFI (wait for interrupt) hint instruction, or nothing. The WFI instruction allows (but does not require) the processor to enter a low-power state until one of a number of asynchronous events occurs.

```c
void __wfe(void);
```

Generates a WFE (wait for event) hint instruction, or nothing. The WFE instruction allows (but does not require) the processor to enter a low-power state until some event occurs such as a SEV being issued by another processor.

```c
void __sev(void);
```
Generates a SEV (send a global event) hint instruction. This causes an event to be signaled to all processors in a multiprocessor system. It is a NOP on a uniprocessor system.

```c
void __sevl(void);
```

Generates a send a local event hint instruction. This causes an event to be signaled to only the processor executing this instruction. In a multiprocessor system, it is not required to affect the other processors.

```c
void __yield(void);
```

Generates a YIELD hint instruction. This enables multithreading software to indicate to the hardware that it is performing a task, for example a spin-lock, that could be swapped out to improve overall system performance.

```c
void __dbg(/*constant*/ unsigned int);
```

Generates a DBG instruction. This provides a hint to debugging and related systems. The argument must be a constant integer from 0 to 15 inclusive. See implementation documentation for the effect (if any) of this instruction and the meaning of the argument. This is available only when compiling for AArch32.

### 7.5 Swap

__swp is available for all targets. This intrinsic expands to a sequence equivalent to the deprecated (and possibly unavailable) SWP instruction.

```c
uint32_t __swp(uint32_t, volatile void *);
```

Unconditionally stores a new value at the given address, and returns the old value.

As with the IA-64/GCC primitives described in 0, the __swp intrinsic is polymorphic. The second argument must provide the address of a byte-sized object or an aligned word-sized object and it must be possible to determine the size of this object from the argument expression.

This intrinsic is implemented by LDREX/STREX (or LDREXB/STREXB) where available, as if by:

```c
uint32_t __swp(uint32_t x, volatile uint32_t *p) {
    uint32_t v;
    /* use LDREX/STREX intrinsics not specified by ACLE */
    do v = __ldrex(p); while (__strex(x, p));
    return v;
}
```

or alternatively:

```c
uint32_t __swp(uint32_t x, uint32_t *p) {
    uint32_t v;
    /* use IA-64/GCC atomic builtins */
    do v = *p; while (!__sync_bool_compare_and_swap(p, v, x));
    return v;
}
```

It is recommended that compilers should produce a downgradeable/upgradeable warning on encountering the __swp intrinsic.

Only if load-store exclusive instructions are not available will the intrinsic use the SWP/SWPB instructions.

It is strongly recommended to use standard and flexible atomic primitives such as those available in the C++ <atomic> header. __swp is provided solely to allow straightforward (and possibly automated) replacement of explicit use...
of SWP in inline assembler. SWP is obsolete in the Arm architecture, and in recent versions of the architecture, may be configured to be unavailable in user-mode. (Aside: unconditional atomic swap is also less powerful as a synchronization primitive than load-exclusive/store-conditional.)

7.6 Memory prefetch intrinsics

Intrinsics are provided to prefetch data or instructions. The size of the data or function is ignored. Note that the intrinsics may be implemented as no-ops (i.e. not generate a prefetch instruction, if none is available). Also, even where the architecture does provide a prefetch instruction, a particular implementation may implement the instruction as a no-op (i.e. the instruction has no effect).

7.6.1 Data prefetch

```c
void __pld(void const volatile *addr);
```

Generates a data prefetch instruction, if available. The argument should be any expression that may designate a data address. The data is prefetched to the innermost level of cache, for reading.

```c
void __pldx(/*constant*/ unsigned int /*access_kind*/,
            /*constant*/ unsigned int /*cache_level*/,
            /*constant*/ unsigned int /*retention_policy*/,
            void const volatile *addr);
```

Generates a data prefetch instruction. This intrinsic allows the specification of the expected access kind (read or write), the cache level to load the data, the data retention policy (temporal or streaming). The relevant arguments can only be one of the following values.

<table>
<thead>
<tr>
<th>Access Kind</th>
<th>Value</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLD</td>
<td>0</td>
<td>Fetch the addressed location for reading</td>
</tr>
<tr>
<td>PST</td>
<td>1</td>
<td>Fetch the addressed location for writing</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Cache Level</th>
<th>Value</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>0</td>
<td>Fetch the addressed location to L1 cache</td>
</tr>
<tr>
<td>L2</td>
<td>1</td>
<td>Fetch the addressed location to L2 cache</td>
</tr>
<tr>
<td>L3</td>
<td>2</td>
<td>Fetch the addressed location to L3 cache</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Retention Policy</th>
<th>Value</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>KEEP</td>
<td>0</td>
<td>Temporal fetch of the addressed location (i.e. allocate in cache normally)</td>
</tr>
<tr>
<td>STRM</td>
<td>1</td>
<td>Streaming fetch of the addressed location (i.e. memory used only once)</td>
</tr>
</tbody>
</table>

7.6.2 Instruction prefetch

```c
void __pli(T addr);
```

Generates a code prefetch instruction, if available. If a specific code prefetch instruction is not available, this intrinsic may generate a data-prefetch instruction to fetch the addressed code to the innermost level of unified cache. It will not fetch code to data-cache in a split cache level.
Generates a code prefetch instruction. This intrinsic allows the specification of the cache level to load the code, the retention policy (temporal or streaming). The relevant arguments can have the same values as in __pldx. __pldx and __plix arguments cache level and retention policy are ignored on unsupported targets.

### 7.7 NOP

Generates an unspecified no-op instruction. Note that not all architectures provide a distinguished NOP instruction. On those that do, it is unspecified whether this intrinsic generates it or another instruction. It is not guaranteed that inserting this instruction will increase execution time.
Data-processing intrinsics

The intrinsics in this section are provided for algorithm optimization.

The `<arm_acle.h>` header should be included before using these intrinsics.

Implementations are not required to introduce precisely the instructions whose names match the intrinsics. However, implementations should aim to ensure that a computation expressed compactly with intrinsics will generate a similarly compact sequence of machine code. In general, C’s as-if rule [C99](5.1.2.3) applies, meaning that the compiled code must behave as if the instruction had been generated.

In general, these intrinsics are aimed at DSP algorithm optimization on M-profile and R-profile. Use on A-profile is deprecated. However, the miscellaneous intrinsics and CRC32 intrinsics described in Miscellaneous data-processing intrinsics and CRC32 intrinsics respectively are suitable for all profiles.

### 8.1 Programmer’s model of global state

#### 8.1.1 The Q (saturation) flag

The Q flag is a cumulative (sticky) saturation bit in the APSR (Application Program Status Register) indicating that an operation saturated, or in some cases, overflowed. It is set on saturation by most intrinsics in the DSP and SIMD intrinsic sets, though some SIMD intrinsics feature saturating operations which do not set the Q flag.

[AAPCS](5.1.1) states:

The N, Z, C, V and Q flags (bits 27-31) and the GE[3:0] bits (bits 16-19) are undefined on entry to or return from a public interface.

Note that this does not state that these bits (in particular the Q flag) are undefined across any C/C++ function call boundary only across a public interface. The Q and GE bits could be manipulated in well-defined ways by local functions, for example when constructing functions to be used in DSP algorithms.

Implementations must avoid introducing instructions (such as SSAT/USAT, or SMLABB) which affect the Q flag, if the programmer is testing whether the Q flag was set by explicit use of intrinsics and if the implementation’s introduction of an instruction may affect the value seen. The implementation might choose to model the definition and use (liveness) of the Q flag in the way that it models the liveness of any visible variable, or it might suppress introduction of Q-affecting instructions in any routine in which the Q flag is tested.

ACLE does not define how or whether the Q flag is preserved across function call boundaries. (This is seen as an area for future specification.)
In general, the Q flag should appear to C/C++ code in a similar way to the standard floating-point cumulative exception flags, as global (or thread-local) state that can be tested, set or reset through an API.

The following intrinsics are available when `__ARM_FEATURE_QBIT` is defined:

```c
int __saturation_occurred(void);
```

Returns 1 if the Q flag is set, 0 if not.

```c
void __set_saturation_occurred(int);
```

Sets or resets the Q flag according to the LSB of the value. `__set_saturation_occurred(0)` might be used before performing a sequence of operations after which the Q flag is tested. (In general, the Q flag cannot be assumed to be unset at the start of a function.)

```c
void __ignore_saturation(void);
```

This intrinsic is a hint and may be ignored. It indicates to the compiler that the value of the Q flag is not live (needed) at or subsequent to the program point at which the intrinsic occurs. It may allow the compiler to remove preceding instructions, or to change the instruction sequence in such a way as to result in a different value of the Q flag. (A specific example is that it may recognize clipping idioms in C code and implement them with an instruction such as SSAT that may set the Q flag.)

### 8.1.2 The GE flags

The GE (Greater than or Equal to) flags are four bits in the APSR. They are used with the 32-bit SIMD intrinsics described in [32-bit SIMD intrinsics](#).

There are four GE flags, one for each 8-bit lane of a 32-bit SIMD operation. Certain non-saturating 32-bit SIMD intrinsics set the GE bits to indicate overflow of addition or subtraction. For 4x8-bit operations the GE bits are set one for each byte. For 2x16-bit operations the GE bits are paired together, one for the high halfword and the other pair for the low halfword. The only supported way to read or use the GE bits (in this specification) is by using the `__sel` intrinsic, see *Parallel selection*.

### 8.1.3 Floating-point environment

An implementation should implement the features of `<fenv.h>` for accessing the floating-point runtime environment. Programmers should use this rather than accessing the VFP FPSCR directly. For example, on a target supporting VFP the cumulative exception flags (for example IXC, OFC) can be read from the FPSCR by using the fetestexcept() function, and the rounding mode (RMode) bits can be read using the fegetround() function.

ACLE does not support changing the DN, FZ or AHP bits at runtime.

VFP short vector mode (enabled by setting the Stride and Len bits) is deprecated, and is unavailable on later VFP implementations. ACLE provides no support for this mode.
8.2 Miscellaneous data-processing intrinsics

The following intrinsics perform general data-processing operations. They have no effect on global state.

[Note: documentation of the __nop intrinsic has moved to NOP]

The 64-bit versions of these intrinsics (l suffix) are new in ACLE For completeness and to aid portability between LP64 and LLP64 models, ACLE 1.1 also defines intrinsics with l suffix.

\[
\begin{align*}
\text{uint32_t} & \quad __ror\text{(uint32_t } x, \text{ uint32_t } y); \\
\text{unsigned long} & \quad __rorl\text{(unsigned long } x, \text{ uint32_t } y); \\
\text{uint64_t} & \quad __rorll\text{(uint64_t } x, \text{ uint32_t } y); \\
\end{align*}
\]

Rotates the argument \( x \) right by \( y \) bits. \( y \) can take any value. These intrinsics are available on all targets.

\[
\begin{align*}
\text{unsigned int} & \quad __clz\text{(uint32_t } x); \\
\text{unsigned int} & \quad __clzl\text{(unsigned long } x); \\
\text{unsigned int} & \quad __clzll\text{(uint64_t } x); \\
\end{align*}
\]

Returns the number of leading zero bits in \( x \). When \( x \) is zero it returns the argument width, i.e. 32 or 64. These intrinsics are available on all targets. On targets without the CLZ instruction it should be implemented as an instruction sequence or a call to such a sequence. A suitable sequence can be found in [Warren] (fig. 5-7). Hardware support for these intrinsics is indicated by __ARM_FEATURE_CLZ.

\[
\begin{align*}
\text{unsigned int} & \quad __cls\text{(uint32_t } x); \\
\text{unsigned int} & \quad __clsl\text{(unsigned long } x); \\
\text{unsigned int} & \quad __clsll\text{(uint64_t } x); \\
\end{align*}
\]

Returns the number of leading sign bits in \( x \). When \( x \) is zero it returns the argument width - 1, i.e. 31 or 63. These intrinsics are available on all targets. On targets without the CLZ instruction it should be implemented as an instruction sequence or a call to such a sequence. Fast hardware implementation (using a CLS instruction or a short code sequence involving the CLZ instruction) is indicated by __ARM_FEATURE_CLZ. New in ACLE 1.1.

\[
\begin{align*}
\text{uint32_t} & \quad __rev\text{(uint32_t );} \\
\text{unsigned long} & \quad __revl\text{(unsigned long);} \\
\text{uint64_t} & \quad __revl1\text{(uint64_t);} \\
\end{align*}
\]

Reverses the byte order within a word or doubleword. These intrinsics are available on all targets and should be expanded to an efficient straight-line code sequence on targets without byte reversal instructions.

\[
\begin{align*}
\text{uint32_t} & \quad __rev16\text{(uint32_t);} \\
\text{unsigned long} & \quad __rev16l\text{(unsigned long);} \\
\text{uint64_t} & \quad __rev16l1\text{(uint64_t);} \\
\end{align*}
\]

Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. These intrinsics are available on all targets and should be expanded to an efficient straight-line code sequence on targets without byte reversal instructions.

\[
\text{int16_t} \quad __revsh\text{(int16_t);}
\]

Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. This intrinsic is available on all targets and should be expanded to an efficient straight-line code sequence on targets without byte reversal instructions.

\[
\begin{align*}
\text{uint32_t} & \quad __rbit\text{(uint32_t } x); \\
\text{unsigned long} & \quad __rbitl\text{(unsigned long } x); \\
\text{uint64_t} & \quad __rbitll\text{(uint64_t } x); \\
\end{align*}
\]
Reverses the bits in \( x \). These intrinsics are only available on targets with the RBIT instruction.

### 8.2.1 Examples

```c
#ifdef __ARM_BIG_ENDIAN
#define htonl(x) (uint32_t)(x)
#define htons(x) (uint16_t)(x)
#else /* little-endian */
#define htonl(x) __rev(x)
#define htons(x) (uint16_t)__revsh(x)
#endif /* endianness */
#define ntohl(x) htonl(x)
#define ntohs(x) htons(x)

/* Count leading sign bits */
inline unsigned int count_sign(int32_t x) { return __clz(x ^ (x << 1)); } 

/* Count trailing zeroes */
inline unsigned int count_trail(uint32_t x) {
#if (__ARM_ARCH >= 6 && __ARM_ISA_THUMB >= 2) || __ARM_ARCH >= 7
/* RBIT is available */
  return __clz(__rbit(x));
#else
  unsigned int n = __clz(x & -x); /* get the position of the last bit */
  return n == 32 ? n : (31-n);
#endif
}
```

### 8.3 16-bit multiplications

The intrinsics in this section provide direct access to the 16x16 and 16x32 bit multiplies introduced in Armv5E. Compilers are also encouraged to exploit these instructions from C code. These intrinsics are available when \_\_ARM\_FEATURE\_DSP is defined, and are not available on non-5E targets. These multiplies cannot overflow.

```c
int32_t __smulbb(int32_t, int32_t);

Multiplies two 16-bit signed integers, i.e. the low halfwords of the operands.

int32_t __smulbt(int32_t, int32_t);

Multiplies the low halfword of the first operand and the high halfword of the second operand.

int32_t __smultb(int32_t, int32_t);

Multiplies the high halfword of the first operand and the low halfword of the second operand.

int32_t __smultt(int32_t, int32_t);

Multiplies the high halfwords of the operands.

int32_t __smulwb(int32_t, int32_t);

Multiplies the 32-bit signed first operand with the low halfword (as a 16-bit signed integer) of the second operand. Return the top 32 bits of the 48-bit product.
```
int32_t __smulwt(int32_t, int32_t);

Multiplies the 32-bit signed first operand with the high halfword (as a 16-bit signed integer) of the second operand. Return the top 32 bits of the 48-bit product.

8.4 Saturating intrinsics

8.4.1 Width-specified saturation intrinsics

These intrinsics are available when __ARM_FEATURE_SAT is defined. They saturate a 32-bit value at a given bit position. The saturation width must be an integral constant expression – see Constant arguments to intrinsics.

int32_t __ssat(int32_t, /*constant*/ unsigned int);

Saturates a signed integer to the given bit width in the range 1 to 32. For example, the result of saturation to 8-bit width will be in the range -128 to 127. The Q flag is set if the operation saturates.

uint32_t __usat(int32_t, /*constant*/ unsigned int);

Saturates a signed integer to an unsigned (non-negative) integer of a bit width in the range 0 to 31. For example, the result of saturation to 8-bit width is in the range 0 to 255, with all negative inputs going to zero. The Q flag is set if the operation saturates.

8.4.2 Saturating addition and subtraction intrinsics

These intrinsics are available when __ARM_FEATURE_DSP is defined.

The saturating intrinsics operate on 32-bit signed integer data. There are no special saturated or fixed point types.

int32_t __qadd(int32_t, int32_t);

Adds two 32-bit signed integers, with saturation. Sets the Q flag if the addition saturates.

int32_t __qsub(int32_t, int32_t);

Subtracts two 32-bit signed integers, with saturation. Sets the Q flag if the subtraction saturates.

int32_t __qdbl(int32_t);

Doubles a signed 32-bit number, with saturation. __qdbl(x) is equal to __qadd(x, x) except that the argument x is evaluated only once. Sets the Q flag if the addition saturates.

8.4.3 Accumulating multiplications

These intrinsics are available when __ARM_FEATURE_DSP is defined.

int32_t __smlabb(int32_t, int32_t, int32_t);

Multiplies two 16-bit signed integers, the low halfwords of the first two operands, and adds to the third operand. Sets the Q flag if the addition overflows. (Note that the addition is the usual 32-bit modulo addition which wraps on overflow, not a saturating addition. The multiplication cannot overflow.)
int32_t __smlabt(int32_t, int32_t, int32_t);

Multiplies the low halfword of the first operand and the high halfword of the second operand, and adds to the third operand, as for __smlabb.

int32_t __smlatb(int32_t, int32_t, int32_t);

Multiplies the high halfword of the first operand and the low halfword of the second operand, and adds to the third operand, as for __smlabb.

int32_t __smlatt(int32_t, int32_t, int32_t);

Multiplies the high halfwords of the first two operands and adds to the third operand, as for __smlabb.

int32_t __smlawb(int32_t, int32_t, int32_t);

Multiplies the 32-bit signed first operand with the low halfword (as a 16-bit signed integer) of the second operand. Adds the top 32 bits of the 48-bit product to the third operand. Sets the Q flag if the addition overflows. (See note for __smlabb).

int32_t __smlawt(int32_t, int32_t, int32_t);

Multiplies the 32-bit signed first operand with the high halfword (as a 16-bit signed integer) of the second operand and adds the top 32 bits of the 48-bit result to the third operand as for __smlawb.

8.4.4 Examples

The ACLE DSP intrinsics can be used to define ETSI/ITU-T basic operations [G.191]:

```c
#include <arm_acle.h>

inline int32_t L_add(int32_t x, int32_t y) {
    return __qadd(x, y); }
inline int32_t L_negate(int32_t x) {
    return __qsub(0, x); }
inline int32_t L_mult(int16_t x, int16_t y) {
    return __qdbl(x*y); }
inline int16_t add(int16_t x, int16_t y) {
    return (int16_t)(__qadd(x<<16, y<<16) >> 16); }
inline int16_t norm_l(int32_t x) {
    return __clz(x ^ (x<<1)) & 31; }
...```

This example assumes the implementation preserves the Q flag on return from an inline function.

8.5 32-bit SIMD intrinsics

8.5.1 Availability

Armv6 introduced instructions to perform 32-bit SIMD operations (i.e. two 16-bit operations or four 8-bit operations) on the Arm general-purpose registers. These instructions are not related to the much more versatile Advanced SIMD (NEON) extension, whose support is described in Advanced SIMD (NEON) intrinsics.

The 32-bit SIMD intrinsics are available on targets featuring Armv6 and upwards, including the A and R profiles. In the M profile they are available in the Armv7E-M architecture. Availability of the 32-bit SIMD intrinsics implies availability of the saturating intrinsics.

Availability of the SIMD intrinsics is indicated by the __ARM_FEATURE_SIMD32 predefined.

To access the intrinsics, the <arm_acle.h> header should be included.
8.5.2 Data types for 32-bit SIMD intrinsics

The header `<arm_acle.h>` should be included before using these intrinsics.

The SIMD intrinsics generally operate on and return 32-bit words consisting of two 16-bit or four 8-bit values. These are represented as `int16x2_t` and `int8x4_t` below for illustration. Some intrinsics also feature scalar accumulator operands and/or results.

When defining the intrinsics, implementations can define SIMD operands using a 32-bit integral type (such as `unsigned int`).

The header `<arm_acle.h>` defines typedefs `int16x2_t`, `uint16x2_t`, `int8x4_t`, and `uint8x4_t`. These should be defined as 32-bit integral types of the appropriate sign. There are no intrinsics provided to pack or unpack values of these types. This can be done with shifting and masking operations.

8.5.3 Use of the Q flag by 32-bit SIMD intrinsics

Some 32-bit SIMD instructions may set the Q flag described in The Q (saturation) flag. The behavior of the intrinsics matches that of the instructions.

Generally, instructions that perform lane-by-lane saturating operations do not set the Q flag. For example, `__qadd16` does not set the Q flag, even if saturation occurs in one or more lanes.

The explicit saturation operations `__ssat` and `__usat` set the Q flag if saturation occurs. Similarly, `__ssat16` and `__usat16` set the Q flag if saturation occurs in either lane.

Some instructions, such as `__smlad`, set the Q flag if overflow occurs on an accumulation, even though the accumulation is not a saturating operation (i.e. does not clip its result to the limits of the type).

In the following descriptions of intrinsics, if the description does not mention whether the intrinsic affects the Q flag, the intrinsic does not affect it.

8.5.4 Parallel 16-bit saturation

These intrinsics are available when `__ARM_FEATURE_SIMD32` is defined. They saturate two 16-bit values to a given bit width as for the `__ssat` and `__usat` intrinsics defined in Width-specified saturation intrinsics.

```c
int16x2_t __ssat16(int16x2_t, /*constant*/ unsigned int);
```

Saturates two 16-bit signed values to a width in the range 1 to 16. The Q flag is set if either operation saturates.

```c
int16x2_t __usat16(int16x2_t, /*constant */ unsigned int);
```

Saturates two 16-bit signed values to a bit width in the range 0 to 15. The input values are signed and the output values are non-negative, with all negative inputs going to zero. The Q flag is set if either operation saturates.

8.5.5 Packing and unpacking

These intrinsics are available when `__ARM_FEATURE_SIMD32` is defined.

```c
int16x2_t __sxtab16(int16x2_t, int8x4_t);
```

Two values (at bit positions 0..7 and 16..23) are extracted from the second operand, sign-extended to 16 bits, and added to the first operand.
```c
int16x2_t __sxtb16(int8x4_t);
```

Two values (at bit positions 0..7 and 16..23) are extracted from the first operand, sign-extended to 16 bits, and returned as the result.

```c
uint16x2_t __uxtb16(uint16x2_t, uint8x4_t);
```

Two values (at bit positions 0..7 and 16..23) are extracted from the second operand, zero-extended to 16 bits, and added to the first operand.

```c
uint16x2_t __uxtb16(uint8x4_t);
```

Two values (at bit positions 0..7 and 16..23) are extracted from the first operand, zero-extended to 16 bits, and returned as the result.

### 8.5.6 Parallel selection

This intrinsic is available when `__ARM_FEATURE_SIMD32` is defined.

```c
uint8x4_t __sel(uint8x4_t, uint8x4_t);
```

Selects each byte of the result from either the first operand or the second operand, according to the values of the GE bits. For each result byte, if the corresponding GE bit is set then the byte from the first operand is used, otherwise the byte from the second operand is used. Because of the way that `int16x2_t` operations set two (duplicate) GE bits per value, the `__sel` intrinsic works equally well on `(u)int16x2_t` and `(u)int8x4_t` data.

### 8.5.7 Parallel 8-bit addition and subtraction

These intrinsics are available when `__ARM_FEATURE_SIMD32` is defined. Each intrinsic performs 8-bit parallel addition or subtraction. In some cases the result may be halved or saturated.

```c
int8x4_t __qadd8(int8x4_t, int8x4_t);
```

4x8-bit addition, saturated to the range \(-2^{**7}\) to \(2^{**7}-1\).

```c
int8x4_t __qsub8(int8x4_t, int8x4_t);
```

4x8-bit subtraction, with saturation.

```c
int8x4_t __sadd8(int8x4_t, int8x4_t);
```

4x8-bit signed addition. The GE bits are set according to the results.

```c
int8x4_t __shadd8(int8x4_t, int8x4_t);
```

4x8-bit signed addition, halving the results.

```c
int8x4_t __shsub8(int8x4_t, int8x4_t);
```

4x8-bit signed subtraction, halving the results.

```c
int8x4_t __ssub8(int8x4_t, int8x4_t);
```

4x8-bit signed subtraction. The GE bits are set according to the results.
4x8-bit unsigned addition. The GE bits are set according to the results.

```c
uint8x4_t __uadd8(uint8x4_t, uint8x4_t);
```

4x8-bit unsigned addition, halving the results.

```c
uint8x4_t __uhadd8(uint8x4_t, uint8x4_t);
```

4x8-bit unsigned subtraction, halving the results.

```c
uint8x4_t __uhsub8(uint8x4_t, uint8x4_t);
```

4x8-bit unsigned addition, saturating to the range 0 to $2^{**8}-1$.

```c
uint8x4_t __uqadd8(uint8x4_t, uint8x4_t);
```

4x8-bit unsigned subtraction, saturating to the range 0 to $2^{**8}-1$.

```c
uint8x4_t __uqsub8(uint8x4_t, uint8x4_t);
```

4x8-bit unsigned subtraction. The GE bits are set according to the results.

8.5.8 Sum of 8-bit absolute differences

These intrinsics are available when `__ARM_FEATURE_SIMD32` is defined. They perform an 8-bit sum-of-absolute differences operation, typically used in motion estimation.

```c
uint32_t __usad8(uint8x4_t, uint8x4_t);
```

Performs 4x8-bit unsigned subtraction, and adds the absolute values of the differences together, returning the result as a single unsigned integer.

```c
uint32_t __usada8(uint8x4_t, uint8x4_t, uint32_t);
```

Performs 4x8-bit unsigned subtraction, adds the absolute values of the differences together, and adds the result to the third operand.

8.5.9 Parallel 16-bit addition and subtraction

These intrinsics are available when `__ARM_FEATURE_SIMD32` is defined. Each intrinsic performs 16-bit parallel addition and/or subtraction. In some cases the result may be halved or saturated.

```c
int16x2_t __qadd16(int16x2_t, int16x2_t);
```

2x16-bit addition, saturated to the range $-2^{**15}$ to $2^{**15}-1$.

```c
int16x2_t __qasx(int16x2_t, int16x2_t);
```

Exchanges halfwords of second operand, adds high halfwords and subtracts low halfwords, saturating in each case.

```c
int16x2_t __qsax(int16x2_t, int16x2_t);
```
Exchanges halfwords of second operand, subtracts high halfwords and adds low halfwords, saturating in each case.

```c
int16x2_t __qsub16(int16x2_t, int16x2_t);
```

2x16-bit subtraction, with saturation.

```c
int16x2_t __sadd16(int16x2_t, int16x2_t);
```

2x16-bit signed addition. The GE bits are set according to the results.

```c
int16x2_t __sasx(int16x2_t, int16x2_t);
```

Exchanges halfwords of the second operand, adds high halfwords and subtracts low halfwords. The GE bits are set according to the results.

```c
int16x2_t __shadd16(int16x2_t, int16x2_t);
```

2x16-bit signed addition, halving the results.

```c
int16x2_t __shasx(int16x2_t, int16x2_t);
```

Exchanges halfwords of the second operand, adds high halfwords and subtract low halfwords, halving the results.

```c
int16x2_t __uhadd16(uint16x2_t, uint16x2_t);
```

2x16-bit unsigned addition, halving the results.

```c
uint16x2_t __uasx(uint16x2_t, uint16x2_t);
```

Exchanges halfwords of the second operand, subtracts high halfwords and adds low halfwords, halving the results.

```c
int16x2_t __uhsub16(uint16x2_t, uint16x2_t);
```

2x16-bit unsigned subtraction. The GE bits are set according to the results.

```c
int16x2_t __ussub16(int16x2_t, int16x2_t);
```

2x16-bit signed subtraction. The GE bits are set according to the results.

```c
uint16x2_t __uadd16(uint16x2_t, uint16x2_t);
```

2x16-bit unsigned addition. The GE bits are set according to the results.

```c
uint16x2_t __uasx(uint16x2_t, uint16x2_t);
```

Exchanges halfwords of the second operand, adds high halfwords and subtracts low halfwords. The GE bits are set according to the results of unsigned addition.

```c
uint16x2_t __uhadd16(uint16x2_t, uint16x2_t);
```

2x16-bit unsigned addition, halving the results.

```c
uint16x2_t __uhasx(uint16x2_t, uint16x2_t);
```

Exchanges halfwords of the second operand, adds high halfwords and subtracts low halfwords, halving the results.
uint16x2_t __uhsax(uint16x2_t, uint16x2_t);

Exchanges halfwords of the second operand, subtracts high halfwords and adds low halfwords, halving the results.

uint16x2_t __uhsub16(uint16x2_t, uint16x2_t);

2x16-bit unsigned subtraction, halving the results.

uint16x2_t __uqadd16(uint16x2_t, uint16x2_t);

2x16-bit unsigned addition, saturating to the range 0 to 2**16-1.

uint16x2_t __uqasx(uint16x2_t, uint16x2_t);

Exchanges halfwords of the second operand, and performs saturating unsigned addition on the high halfwords and saturating unsigned subtraction on the low halfwords.

uint16x2_t __uqsax(uint16x2_t, uint16x2_t);

Exchanges halfwords of the second operand, and performs saturating unsigned subtraction on the high halfwords and saturating unsigned addition on the low halfwords.

uint16x2_t __uqsub16(uint16x2_t, uint16x2_t);

2x16-bit unsigned subtraction, saturating to the range 0 to 2**16-1.

uint16x2_t __usax(uint16x2_t, uint16x2_t);

Exchanges the halfwords of the second operand, subtracts the high halfwords and adds the low halfwords. Sets the GE bits according to the results of unsigned addition.

uint16x2_t __usub16(uint16x2_t, uint16x2_t);

2x16-bit unsigned subtraction. The GE bits are set according to the results.

### 8.5.10 Parallel 16-bit multiplication

These intrinsics are available when `__ARM_FEATURE_SIMD32` is defined. Each intrinsic performs two 16-bit multiplications.

```c
int32_t __smlad(int16x2_t, int16x2_t, int32_t);
```

Performs 2x16-bit multiplication and adds both results to the third operand. Sets the Q flag if the addition overflows. (Overflow cannot occur during the multiplications.):

```c
int32_t __smladx(int16x2_t, int16x2_t, int32_t);
```

Exchanges the halfwords of the second operand, performs 2x16-bit multiplication, and adds both results to the third operand. Sets the Q flag if the addition overflows. (Overflow cannot occur during the multiplications.):

```c
int64_t __smlald(int16x2_t, int16x2_t, int64_t);
```

Performs 2x16-bit multiplication and adds both results to the 64-bit third operand. Overflow in the addition is not detected.

### 8.5. 32-bit SIMD intrinsics

51
int64_t __smlaldx(int16x2_t, int16x2_t, int64_t);

Exchanges the halfwords of the second operand, performs 2x16-bit multiplication and adds both results to the 64-bit third operand. :: Overflow in the addition is not detected.

int32_t __smlsd(int16x2_t, int16x2_t, int32_t);

Performs two 16-bit signed multiplications. Takes the difference of the products, subtracting the high-halfword product from the low-halfword product, and adds the difference to the third operand. Sets the Q flag if the addition overflows. (Overflow cannot occur during the multiplications or the subtraction.)

int32_t __smlsdx(int16x2_t, int16x2_t, int32_t);

Performs two 16-bit signed multiplications. The product of the high halfword of the first operand and the low halfword of the second operand is subtracted from the product of the low halfword of the first operand and the high halfword of the second operand, and the difference is added to the third operand. Sets the Q flag if the addition overflows. (Overflow cannot occur during the multiplications or the subtraction.)

int64_t __smlsld(int16x2_t, int16x2_t, int64_t);

Perform two 16-bit signed multiplications. Take the difference of the products, subtracting the high-halfword product from the low-halfword product, and add the difference to the third operand. Overflow in the 64-bit addition is not detected. (Overflow cannot occur during the multiplications or the subtraction.)

int64_t __smlsldx(int16x2_t, int16x2_t, int64_t);

Perform two 16-bit signed multiplications. The product of the high halfword of the first operand and the low halfword of the second operand is subtracted from the product of the low halfword of the first operand and the high halfword of the second operand, and the difference is added to the third operand. Overflow in the 64-bit addition is not detected. (Overflow cannot occur during the multiplications or the subtraction.)

int32_t __smuad(int16x2_t, int16x2_t);

Perform 2x16-bit signed multiplications, adding the products together. :: Set the Q flag if the addition overflows.

int32_t __smuadx(int16x2_t, int16x2_t);

Exchange the halfwords of the second operand (or equivalently, the first operand), perform 2x16-bit signed multiplications, and add the products together. Set the Q flag if the addition overflows.

int32_t __smusd(int16x2_t, int16x2_t);

Perform two 16-bit signed multiplications. Take the difference of the products, subtracting the high-halfword product from the low-halfword product.

int32_t __smusdx(int16x2_t, int16x2_t);

Perform two 16-bit signed multiplications. The product of the high halfword of the first operand and the low halfword of the second operand is subtracted from the product of the low halfword of the first operand and the high halfword of the second operand.

8.5.11 Examples

Taking the elementwise maximum of two SIMD values each of which consists of four 8-bit signed numbers:
As described in :ref:`sec-Parallel-selection`, where SIMD values consist of two 16-bit unsigned numbers:

```c
int16x2_t max16x2(int16x2_t x, int16x2_t y) { __usub16(x, y); return __sel(x, y); }
```

Note that even though the result of the subtraction is not used, the compiler must still generate the instruction, because of its side-effect on the GE bits which are tested by the __sel() intrinsic.

### 8.6 Floating-point data-processing intrinsics

The intrinsics in this section provide direct access to selected floating-point instructions. They are defined only if the appropriate precision is available in hardware, as indicated by __ARM_FP (see Hardware floating point).

```c
double __sqrt(double x);
float __sqrtf(float x);
```

The __sqrt intrinsics compute the square root of their operand. They have no effect on errno. Negative values will produce a default NaN result and possible floating-point exception as described in [ARMARM] (A2.7.7).

```c
double __fma(double x, double y, double z);
float __fmaf(float x, float y, float z);
```

The __fma intrinsics compute \((x\cdot y)+z\) without intermediate rounding. These intrinsics are available only if __ARM_FEATURE_FMA is defined. On a Standard C implementation it should not normally be necessary to use these intrinsics, as the fma functions defined in [C99] (7.12.13) should expand directly to the instructions if available.

```c
float __rintnf (float);
double __rintn (double);
```

The __rintn intrinsics perform a floating point round to integral, to nearest with ties to even. The __rintn intrinsic is available when __ARM_FEATURE_DIRECTED_ROUNDING is defined to 1. For other rounding modes like ‘to nearest with ties to away’ it is strongly recommended that C99 standard functions be used. To achieve a floating point convert to integer, rounding to ‘nearest with ties to even’ operation, use these rounding functions with a type-cast to integral values, eg.

```c
(int) __rintnf (a);
```

Will map to a floating point convert to signed integer, rounding to nearest with ties to even operation.

```c
int32_t __jcvt (double);
```

Converts a double-precision floating-point number to a 32-bit signed integer following the Javascript Convert instruction semantics [ARMARMv83]. The __jcvt intrinsic is available if __ARM_FEATURE_JCVT is defined.

### 8.7 CRC32 intrinsics

CRC32 intrinsics provide direct access to CRC32 instructions CRC32{C}{B, H, W, X} in both Armv8 AArch32 and AArch64 execution states. These intrinsics are available when __ARM_FEATURE_CRC32 is defined.

```c
uint32_t __crc32b (uint32_t a, uint8_t b);
```
Performs CRC-32 checksum from bytes.

```c
uint32_t __crc32h (uint32_t a, uint16_t b);
```

Performs CRC-32 checksum from half-words.

```c
uint32_t __crc32w (uint32_t a, uint32_t b);
```

Performs CRC-32 checksum from words.

```c
uint32_t __crc32d (uint32_t a, uint64_t b);
```

Performs CRC-32 checksum from double words.

```c
uint32_t __crc32cb (uint32_t a, uint8_t b);
```

Performs CRC-32C checksum from bytes.

```c
uint32_t __crc32ch (uint32_t a, uint16_t b);
```

Performs CRC-32C checksum from half-words.

```c
uint32_t __crc32cw (uint32_t a, uint32_t b);
```

Performs CRC-32C checksum from words.

```c
uint32_t __crc32cd (uint32_t a, uint64_t b);
```

Performs CRC-32C checksum from double words.

To access these intrinsics, `<arm_acle.h>` should be included.
System register access

9.1 Special register intrinsics

Intrinsics are provided to read and write system and coprocessor registers, collectively referred to as special register.

```c
uint32_t __arm_rsr(const char *special_register);
```

Reads a 32-bit system register.

```c
uint64_t __arm_rsr64(const char *special_register);
```

Reads a 64-bit system register.

```c
void* __arm_rsrp(const char *special_register);
```

Reads a system register containing an address.

```c
void __arm_wsr(const char *special_register, uint32_t value);
```

Writes a 32-bit system register.

```c
void __arm_wsr64(const char *special_register, uint64_t value);
```

Writes a 64-bit system register.

```c
void __arm_wsrp(const char *special_register, const void *value);
```

Writes a system register containing an address.

9.2 Special register designations

The `special_register` parameter must be a compile time string literal. This means that the implementation can determine the register being accessed at compile-time and produce the correct instruction without having to resort to self-modifying code. All register specifiers are case-insensitive (so “apsr” is equivalent to “APSR”). The string literal should have one of the forms described below.
9.2.1 AArch32 32-bit coprocessor register

When specifying a 32-bit coprocessor register to \texttt{__arm_rsr}, \texttt{__arm_rsrp}, \texttt{__arm_wsr}, or \texttt{__arm_wsrp}:

\begin{verbatim}
cp<coprocessor>:<opc1>:c<CRn>:c<CRm>:<opc2>
\end{verbatim}

Or (equivalently):

\begin{verbatim}
p<coprocessor>:<opc1>:c<CRn>:c<CRm>:<opc2>
\end{verbatim}

Where:

\begin{itemize}
  \item \texttt{<coprocessor>} is a decimal integer in the range \([0, 15]\)
  \item \texttt{<opc1>}, \texttt{<opc2>} are decimal integers in the range \([0, 7]\)
  \item \texttt{<CRn>}, \texttt{<CRm>} are decimal integers in the range \([0, 15]\).
\end{itemize}

The values of the register specifiers will be as described in [ARMARM] or the Technical Reference Manual (TRM) for the specific processor.

So to read MIDR:

\begin{verbatim}
unsigned int midr = __arm_rsr("cp15:0:c0:c0:0");
\end{verbatim}

ACLE does not specify predefined strings for the system coprocessor register names documented in the Arm Architecture Reference Manual (for example “MIDR”).

9.2.2 AArch32 32-bit system register

When specifying a 32-bit system register to \texttt{__arm_rsr}, \texttt{__arm_rsrp}, \texttt{__arm_wsr}, or \texttt{__arm_wsrp}, one of:

\begin{itemize}
  \item The values accepted in the \texttt{spec_reg} field of the MRS instruction [ARMARM] (B6.1.5), for example CPSR.
  \item The values accepted in the \texttt{spec_reg} field of the MSR (immediate) instruction [ARMARM] (B6.1.6).
  \item The values accepted in the \texttt{spec_reg} field of the VMRS instruction [ARMARM] (B6.1.14), for example FPSID.
  \item The values accepted in the \texttt{spec_reg} field of the VMSR instruction [ARMARM] (B6.1.15), for example FPSCR.
  \item The values accepted in the \texttt{spec_reg} field of the MSR and MRS instructions with virtualization extensions [ARMARM] (B1.7), for example ELR_Hyp.
  \item The values specified in Special register encodings used in Armv7-M system instructions. [ARMv7M] (B5.1.1), for example PRIMASK.
\end{itemize}

9.2.3 AArch32 64-bit coprocessor register

When specifying a 64-bit coprocessor register to \texttt{__arm_rsr64} or \texttt{__arm_wsr64}:

\begin{verbatim}
cp<coprocessor>:<opc1>:c<CRm>
\end{verbatim}

Or (equivalently):

\begin{verbatim}
p<coprocessor>:<opc1>:c<Rm>
\end{verbatim}

Where:

\begin{itemize}
  \item \texttt{<coprocessor>} is a decimal integer in the range \([0, 15]\)
  \item \texttt{<opc1>} are decimal integers in the range \([0, 7]\)
  \item \texttt{<CRm>} are decimal integers in the range \([0, 15]\).
\end{itemize}
• `<coprocessor>` is a decimal integer in the range [0, 15]
• `<opc1>` is a decimal integer in the range [0, 7]
• `<CRm>` is a decimal integer in the range [0, 15]

9.2.4 AArch64 system register

When specifying a system register to `__arm_rsr`, `__arm_rsr64`, `__arm_rsrp`, `__arm_wsr`, `__arm_wsr64` or `__arm_wsrp`:

```plaintext
"o0:op1:CRn:CRm:op2"
```

Where:
• `<o0>` is a decimal integer in the range [0, 1]
• `<op1>`, `<op2>` are decimal integers in the range [0, 7]
• `<CRm>`, `<CRn>` are decimal integers in the range [0, 15]

9.2.5 AArch64 processor state field

When specifying a processor state field to `__arm_rsr`, `__arm_rsp`, `__arm_wsr`, or `__arm_wsrp`, one of the values accepted in the pstatefield of the MSR (immediate) instruction [ARMv8](C5.6.130).

9.3 Coprocessor Intrinsics

9.3.1 AArch32 coprocessor intrinsics

In the intrinsics below `coproc`, `opc1`, `opc2`, `CRn` and `CRd` are all compile time integer constants with appropriate values as defined by the coprocessor for the intended architecture.

The argument order for all intrinsics is the same as the operand order for the instruction as described in the Arm Architecture Reference Manual, with the exception of `MRC/ MRC2/ MRRC/MRRC2` which omit the Arm register arguments and instead returns a value and `MCRR/MCRR2` which accepts a single 64 bit unsigned integer instead of two 32-bit unsigned integers.

9.3.2 AArch32 Data-processing coprocessor intrinsics

Intrinsics are provided to create coprocessor data-processing instructions as follows:

<table>
<thead>
<tr>
<th>Intrinsics</th>
<th>Equivalent Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>void __arm_cdp(coproc, opc1, CRd, CRn, CRm, opc2)</td>
<td>CDP coproc, opc1, CRd, CRn, CRm, opc2</td>
</tr>
<tr>
<td>void __arm_cdp2(coproc, opc1, CRd, CRn, CRm, opc2)</td>
<td>CDP2 coproc, opc1, CRd, CRn, CRm, opc2</td>
</tr>
</tbody>
</table>

9.3.2.1 AArch32 Memory coprocessor transfer intrinsics

Intrinsics are provided to create coprocessor memory transfer instructions as follows:
### Intrinsics

<table>
<thead>
<tr>
<th>Intrinsic</th>
<th>Equivalent Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>__arm_ldc(coproc, CRd, const void* p)</td>
<td>LDC coproc, CRd, […]</td>
</tr>
<tr>
<td>__arm_ldcl(coproc, CRd, const void* p)</td>
<td>LDCL coproc, CRd, […]</td>
</tr>
<tr>
<td>__arm_ldc2(coproc, CRd, const void* p)</td>
<td>LDC2 coproc, CRd, […]</td>
</tr>
<tr>
<td>__arm_ldc2l(coproc, CRd, const void* p)</td>
<td>LDC2L coproc, CRd, […]</td>
</tr>
<tr>
<td>__arm_stc(coproc, CRd, void* p)</td>
<td>STC coproc, CRd, […]</td>
</tr>
<tr>
<td>__arm_stcl(coproc, CRd, void* p)</td>
<td>STCL coproc, CRd, […]</td>
</tr>
<tr>
<td>__arm_stc2(coproc, CRd, void* p)</td>
<td>STC2 coproc, CRd, […]</td>
</tr>
<tr>
<td>__arm_stc2l(coproc, CRd, void* p)</td>
<td>STC2L coproc, CRd, […]</td>
</tr>
</tbody>
</table>

#### 9.3.3 AArch32 Integer to coprocessor transfer intrinsics

Intrinsics are provided to map to coprocessor to core register transfer instructions as follows:

<table>
<thead>
<tr>
<th>Intrinsic</th>
<th>Equivalent Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>__arm_mcr(coproc, opc1, uint32_t value, CRn, CRm, opc2)</td>
<td>MCR coproc, opc1, Rt, CRn, CRm, opc2</td>
</tr>
<tr>
<td>__arm_mcr2(coproc, opc1, uint32_t value, CRn, CRm, opc2)</td>
<td>MCR2 coproc, opc1, Rt, CRn, CRm, opc2</td>
</tr>
<tr>
<td>uint32_t __arm_mrc(coproc, opc1, CRn, CRm, opc2)</td>
<td>MRC coproc, opc1, Rt, CRn, CRm, opc2</td>
</tr>
<tr>
<td>uint32_t __arm_mrc2(coproc, opc1, CRn, CRm, opc2)</td>
<td>MRC2 coproc, opc1, Rt, CRn, CRm, opc2</td>
</tr>
<tr>
<td>__arm_mcrr(coproc, opc1, uint64_t value, CRm)</td>
<td>MCRR coproc, opc1, Rt, Rt2, CRm</td>
</tr>
<tr>
<td>__arm_mcrr2(coproc, opc1, uint64_t value, CRm)</td>
<td>MCRR2 coproc, opc1, Rt, Rt2, CRm</td>
</tr>
<tr>
<td>uint64_t __arm_mrrc(coproc, opc1, CRm)</td>
<td>MRRC coproc, opc1, Rt, Rt2, CRm</td>
</tr>
<tr>
<td>uint64_t __arm_mrrc2(coproc, opc1, CRm)</td>
<td>MRRC2 coproc, opc1, Rt, Rt2, CRm</td>
</tr>
</tbody>
</table>

The intrinsics __arm_mcrr/__arm_mcrr2 accept a single unsigned 64-bit integer value instead of two 32-bit integers. The low half of the value goes in register \(Rt\) and the high half goes in \(Rt2\). Likewise for __arm_mrrc/__arm_mrrc2 which return an unsigned 64-bit integer.

#### 9.4 Unspecified behavior

ACLE does not specify how the implementation should behave in the following cases:

- When merging multiple reads/writes of the same register.
- When writing to a read-only register, or a register that is undefined on the architecture being compiled for.
- When reading or writing to a register which the implementation models by some other means (this covers – but is not limited to – reading/writing cp10 and cp11 registers when VFP is enabled, and reading/writing the CPSR).
- When reading or writing a register using one of these intrinsics with an inappropriate type for the value being read or written to.
- When writing to a coprocessor register that carries out a “System operation”.
- When using a register specifier which doesn’t apply to the targeted architecture.
Chapter 10

Instruction generation

10.1 Instruction generation, arranged by instruction

The following table indicates how instructions may be generated by intrinsics, and/or C code. The table includes integer data processing and certain system instructions.

Compilers are encouraged to use opportunities to combine instructions, or to use shifted/rotated operands where available. In general, intrinsics are not provided for accumulating variants of instructions in cases where the accumulation is a simple addition (or subtraction) following the instruction.

The table indicates which architectures the instruction is supported on, as follows:

Architecture 8 means Armv8-A AArch32 and AArch64, 8-32 means Armv8-AArch32 only.

Architecture 7 means Armv7-A and Armv7-R.

In the sequence of Arm architectures { 5, 5TE, 6, 6T2, 7 } each architecture includes its predecessor instruction set.

In the sequence of Thumb-only architectures { 6-M, 7-M, 7E-M } each architecture includes its predecessor instruction set.

7MP are the Armv7 architectures that implement the Multiprocessing Extensions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Flags</th>
<th>Arch.</th>
<th>Intrinsic or C code</th>
</tr>
</thead>
<tbody>
<tr>
<td>BKPT</td>
<td>5</td>
<td>none</td>
<td></td>
</tr>
<tr>
<td>BFC</td>
<td>6T2, 7-M</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>BFI</td>
<td>6T2, 7-M</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>CLZ</td>
<td>5</td>
<td>_clz, __builtin_clz</td>
<td></td>
</tr>
<tr>
<td>DBG</td>
<td>7, 7-M</td>
<td>__dbg</td>
<td></td>
</tr>
<tr>
<td>DMB</td>
<td>8, 7, 6-M</td>
<td>__dmb</td>
<td></td>
</tr>
<tr>
<td>DSB</td>
<td>8, 7, 6-M</td>
<td>__dsb</td>
<td></td>
</tr>
<tr>
<td>ISB</td>
<td>8, 7, 6-M</td>
<td>__isb</td>
<td></td>
</tr>
<tr>
<td>LDREX</td>
<td>6, 7-M</td>
<td>__sync_xxx</td>
<td></td>
</tr>
<tr>
<td>LDRT</td>
<td>all</td>
<td>none</td>
<td></td>
</tr>
<tr>
<td>MCR/MRC</td>
<td>all</td>
<td>see System register access</td>
<td></td>
</tr>
<tr>
<td>MSR/MRS</td>
<td>6-M</td>
<td>see System register access</td>
<td></td>
</tr>
<tr>
<td>PKHB/T</td>
<td>6</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>PKHTB</td>
<td>6</td>
<td>C</td>
<td></td>
</tr>
</tbody>
</table>

Continued on next page
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>P</th>
<th>M</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLD</td>
<td>8-32,5TE, 7-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PLDW</td>
<td>7-MP</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PLI</td>
<td>8-32,7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QADD</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QADD16</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QADD8</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QASX</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QDADD</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QDSUB</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QAX</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QSUB</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QSUB16</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QSUB8</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RBIT</td>
<td>8,6T2, 7-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REV</td>
<td>8,6-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REV16</td>
<td>8,6-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REVSH</td>
<td>6, 6-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROR</td>
<td>all</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SADD16</td>
<td>GE 6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SADD8</td>
<td>GE 6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SASX</td>
<td>GE 6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SBFX</td>
<td>8,6T2, 7-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIV</td>
<td>7-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SEL</td>
<td>(GE) 6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SETEND</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SEV</td>
<td>8,6K,6-M,7-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHADD16</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHADD8</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHASX</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHSAX</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHSUB16</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHSUB8</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMC</td>
<td>8,6Z, T2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMI</td>
<td>6Z, T2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLABB</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLABT</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLAD</td>
<td>Q 6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLADX</td>
<td>Q 6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLAL</td>
<td>all, 7-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLALBB</td>
<td>5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLALBT</td>
<td>5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLALTB</td>
<td>5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLALTT</td>
<td>5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLALD</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLALDX</td>
<td>6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLATB</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLATT</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLAWB</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLAWT</td>
<td>Q 5E, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMLSD</td>
<td>Q 6, 7E-M</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Continued on next page
Table 10.1 – continued from previous page

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMLSDX Q</td>
<td>6, 7E-M</td>
<td>__smlsdx</td>
</tr>
<tr>
<td>SMLSLD Q</td>
<td>6, 7E-M</td>
<td>__smlslid</td>
</tr>
<tr>
<td>SMLSLDX Q</td>
<td>6, 7E-M</td>
<td>__smlsdx</td>
</tr>
<tr>
<td>SMMLA C</td>
<td>6, 7E-M</td>
<td></td>
</tr>
<tr>
<td>SMMLAR C</td>
<td>6, 7E-M</td>
<td></td>
</tr>
<tr>
<td>SMMLS C</td>
<td>6, 7E-M</td>
<td></td>
</tr>
<tr>
<td>SMMLSR C</td>
<td>6, 7E-M</td>
<td></td>
</tr>
<tr>
<td>SMMLUL C</td>
<td>6, 7E-M</td>
<td></td>
</tr>
<tr>
<td>SMMLUR C</td>
<td>6, 7E-M</td>
<td></td>
</tr>
<tr>
<td>SMUAD Q</td>
<td>6, 7E-M</td>
<td>__smuad</td>
</tr>
<tr>
<td>SMUADX Q</td>
<td>6, 7E-M</td>
<td>__smuadx</td>
</tr>
<tr>
<td>SMULBB 5E, 7E-M</td>
<td>__smulbb; C</td>
<td></td>
</tr>
<tr>
<td>SMULBT 5E, 7E-M</td>
<td>__smultb; C</td>
<td></td>
</tr>
<tr>
<td>SMULTB 5E, 7E-M</td>
<td>__smultb; C</td>
<td></td>
</tr>
<tr>
<td>SMULTT 5E, 7E-M</td>
<td>__smultt; C</td>
<td></td>
</tr>
<tr>
<td>SMULL all, 7-M</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>SMULWB 5E, 7E-M</td>
<td>__smulwb; C</td>
<td></td>
</tr>
<tr>
<td>SMULWT 5E, 7E-M</td>
<td>__smulwt; C</td>
<td></td>
</tr>
<tr>
<td>SMUSD 6, 7E-M</td>
<td>__smusd</td>
<td></td>
</tr>
<tr>
<td>SMUSDX 6, 7E-M</td>
<td>__smusd</td>
<td></td>
</tr>
<tr>
<td>SSAT Q 6, 7-M</td>
<td>__ssat</td>
<td></td>
</tr>
<tr>
<td>SSAT16 Q 6, 7E-M</td>
<td>__ssat16</td>
<td></td>
</tr>
<tr>
<td>SSAX GE 6, 7E-M</td>
<td>__ssax</td>
<td></td>
</tr>
<tr>
<td>SSUB16 GE 6, 7E-M</td>
<td>__ssub16</td>
<td></td>
</tr>
<tr>
<td>SSUB8 GE 6, 7E-M</td>
<td>__ssub8</td>
<td></td>
</tr>
<tr>
<td>STREX 6, 7-M</td>
<td>__sync_xxx</td>
<td></td>
</tr>
<tr>
<td>STRT all</td>
<td>none</td>
<td></td>
</tr>
<tr>
<td>SVC all</td>
<td>none</td>
<td></td>
</tr>
<tr>
<td>SWP A32 only</td>
<td>__swp [deprecated; see Swap]</td>
<td></td>
</tr>
<tr>
<td>SXTAB 6, 7E-M</td>
<td>(int8_t)x + a</td>
<td></td>
</tr>
<tr>
<td>SXTAB16 6, 7E-M</td>
<td>__sxtab16</td>
<td></td>
</tr>
<tr>
<td>SXTAH 6, 7E-M</td>
<td>(int16_t)x + a</td>
<td></td>
</tr>
<tr>
<td>SXTB 8,6, 6-M</td>
<td>(int8_t)x</td>
<td></td>
</tr>
<tr>
<td>SXTB16 6, 7E-M</td>
<td>__sxtb16</td>
<td></td>
</tr>
<tr>
<td>SXTH 8,6, 6-M</td>
<td>(int16_t)x</td>
<td></td>
</tr>
<tr>
<td>UADD16 GE 6, 7E-M</td>
<td>__uadd16</td>
<td></td>
</tr>
<tr>
<td>UADD8 GE 6, 7E-M</td>
<td>__uadd8</td>
<td></td>
</tr>
<tr>
<td>UASX GE 6, 7E-M</td>
<td>__uasx</td>
<td></td>
</tr>
<tr>
<td>UBFX 8,6T2, 7-M</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>UDIV 7-M+</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>UHADD16 6, 7E-M</td>
<td>__uhadd16</td>
<td></td>
</tr>
<tr>
<td>UHADD8 6, 7E-M</td>
<td>__uhadd8</td>
<td></td>
</tr>
<tr>
<td>UHASX 6, 7E-M</td>
<td>__uhasx</td>
<td></td>
</tr>
<tr>
<td>UHASX 6, 7E-M</td>
<td>__uhasx</td>
<td></td>
</tr>
<tr>
<td>UHASX 6, 7E-M</td>
<td>__uhasx</td>
<td></td>
</tr>
<tr>
<td>UHASX 6, 7E-M</td>
<td>__uhasx</td>
<td></td>
</tr>
<tr>
<td>UHASX 6, 7E-M</td>
<td>__uhasx</td>
<td></td>
</tr>
<tr>
<td>UHASX 6, 7E-M</td>
<td>__uhasx</td>
<td></td>
</tr>
<tr>
<td>UHASX 6, 7E-M</td>
<td>__uhasx</td>
<td></td>
</tr>
<tr>
<td>UHSUB16 6, 7E-M</td>
<td>__uhsub16</td>
<td></td>
</tr>
<tr>
<td>UHSUB8 6, 7E-M</td>
<td>__uhsub8</td>
<td></td>
</tr>
<tr>
<td>UMAAL 6, 7E-M</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>UMLAL all, 7-M</td>
<td>acc += (uint64_t)x * y</td>
<td></td>
</tr>
<tr>
<td>UMULL all, 7-M</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>UQADD16 6, 7E-M</td>
<td>__ugadd16</td>
<td></td>
</tr>
</tbody>
</table>

continued on next page
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mod</th>
<th>Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>UQADD8</td>
<td>6, 7E-M</td>
<td>__uqadd8</td>
</tr>
<tr>
<td>UQASX</td>
<td>6, 7E-M</td>
<td>__uqasx</td>
</tr>
<tr>
<td>UQSAX</td>
<td>6, 7E-M</td>
<td>__uqsax</td>
</tr>
<tr>
<td>UQSUB16</td>
<td>6, 7E-M</td>
<td>__uqsub16</td>
</tr>
<tr>
<td>UQSUB8</td>
<td>6, 7E-M</td>
<td>__uqsub8</td>
</tr>
<tr>
<td>USAD8</td>
<td>6, 7E-M</td>
<td>__usad8</td>
</tr>
<tr>
<td>USADA8</td>
<td>6, 7E-M</td>
<td>__usad8 + acc</td>
</tr>
<tr>
<td>USAT</td>
<td>Q</td>
<td>6, 7-M</td>
</tr>
<tr>
<td>USAT16</td>
<td>Q</td>
<td>6, 7E-M</td>
</tr>
<tr>
<td>USAX</td>
<td>6, 7E-M</td>
<td>__usax</td>
</tr>
<tr>
<td>USUB16</td>
<td>6, 7E-M</td>
<td>__usub16</td>
</tr>
<tr>
<td>USUB8</td>
<td>6, 7E-M</td>
<td>__usub8</td>
</tr>
<tr>
<td>UXTAB</td>
<td>6, 7E-M</td>
<td>(uint8_t)x + i</td>
</tr>
<tr>
<td>UXTAB16</td>
<td>6, 7E-M</td>
<td>__uxtab16</td>
</tr>
<tr>
<td>UXTAH</td>
<td>6, 7E-M</td>
<td>(uint16_t)x + i</td>
</tr>
<tr>
<td>UXTB16</td>
<td>6, 7E-M</td>
<td>__uxtb16</td>
</tr>
<tr>
<td>UXTH</td>
<td>8, 6-M</td>
<td>(uint16_t)x</td>
</tr>
<tr>
<td>VFMA</td>
<td>VFPv4</td>
<td>fma, __fma</td>
</tr>
<tr>
<td>VSQRT</td>
<td>VFP</td>
<td>sqrt, __sqrt</td>
</tr>
<tr>
<td>WFE</td>
<td>8,6K, 6-M</td>
<td>__wfe</td>
</tr>
<tr>
<td>WFI</td>
<td>8,6K, 6-M</td>
<td>__wfi</td>
</tr>
<tr>
<td>YIELD</td>
<td>8,6K, 6-M</td>
<td>__yield</td>
</tr>
</tbody>
</table>
Advanced SIMD (NEON) intrinsics

11.1 Introduction

The Advanced SIMD instructions provide packed Single Instruction Multiple Data (SIMD) and single-element scalar operations on a range of integer and floating-point types.

NEON is an implementation of the Advanced SIMD instructions which is provided as an extension for some Cortex-A Series processors. Where this document refers to NEON instructions, such instructions refer to the Advanced SIMD instructions as described by the Arm Architecture Reference Manual [ARMARMv8].

The Advanced SIMD extension provides for arithmetic, logical and saturated arithmetic operations on 8-bit, 16-bit and 32-bit integers (and sometimes on 64-bit integers) and on 32-bit and 64-bit floating-point data, arranged in 64-bit and 128-bit vectors.

The intrinsics in this section provide C and C++ programmers with a simple programming model allowing easy access to code-generation of the Advanced SIMD instructions for both AArch64 and AArch32 execution states.

11.1.1 Concepts

The Advanced SIMD instructions are designed to improve the performance of multimedia and signal processing algorithms by operating on 64-bit or 128-bit vectors of elements of the same scalar data type.

For example, uint16x4_t is a 64-bit vector type consisting of four elements of the scalar uint16_t data type. Likewise, uint16x8_t is a 128-bit vector type consisting of eight uint16_t elements.

In a vector programming model, operations are performed in parallel across the elements of the vector. For example, vmul_u16(a, b) is a vector intrinsic which takes two uint16x4_t vector arguments a and b, and returns the result of multiplying corresponding elements from each vector together.

The Advanced SIMD extension also provides support for vector-by-lane and vector-by-scalar operations. In these operations, a scalar value is extracted from one element of a vector input, or provided directly, duplicated to create a new vector with the same number of elements as an input vector, and an operation is performed in parallel between this new vector and other input vectors.

For example, vmul_lane_u16(a, b, 1), is a vector-by-lane intrinsic which takes two uint16x4_t vector elements. From b, element 1 is extracted, a new vector is formed which consists of four copies of b, and this new vector is multiplied by a.
Reduction, cross-lane, and pairwise vector operations work on pairs of elements within a vector, or across the whole of a single vector performing the same operation between elements of that vector. For example, vaddv_u16(a) is a reduction intrinsic which takes a uint16x4_t vector, adds each of the four uint16_t elements together, and returns a uint16_t result containing the sum.

11.1.2 Vector data types

Vector data types are named as a lane type and a multiple. Lane type names are based on the types defined in <stdint.h>. For example, int16x4_t is a vector of four int16_t values. The base types are int8_t, uint8_t, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t, float16_t, float32_t, poly8_t, poly16_t. The multiples are such that the resulting vector types are 64-bit and 128-bit. In AArch64, float64_t, poly64_t and poly128_t are also base types.

Not all types can be used in all operations. Generally, the operations available on a type correspond to the operations available on the corresponding scalar type.

ACLE does not define whether int64x1_t is the same type as int64_t, or whether uint64x1_t is the same type as uint64_t, or whether poly64x1_t is the same as poly64_t for example for C++ overloading purposes.

float16 types are only available when the __fp16 type is defined, i.e. when supported by the hardware.

11.1.3 Advanced SIMD Scalar data types

AArch64 supports Advanced SIMD scalar operations that work on standard scalar data types viz. int8_t, uint8_t, int16_t, uint16_t, int32_t, uint32_t, int64_t, uint64_t, float32_t, float64_t.

11.1.4 Vector array data types

Array types are defined for multiples of 2, 3 or 4 of all the vector types, for use in load and store operations, in table-lookup operations, and as the result type of operations that return a pair of vectors. For a vector type <type>_t the corresponding array type is <type>x<length>_t. Concretely, an array type is a structure containing a single array element called val.

For example an array of two int16x4_t types is int16x4x2_t, and is represented as:

```c
struct int16x4x2_t { int16x4_t val[2]; };
```

Note that this array of two 64-bit vector types is distinct from the 128-bit vector type int16x8_t.

11.1.5 Scalar data types

For consistency, <arm_neon.h> defines some additional scalar data types to match the vector types.

float32_t is defined as an alias for float.

If the __fp16 type is defined, float16_t is defined as an alias for it.

poly8_t and poly16_t are defined as unsigned integer types. It is unspecified whether these are the same type as uint8_t and uint16_t for overloading and mangling purposes.
11.1.6 16-bit floating-point arithmetic scalar intrinsics

The architecture extensions introduced by Armv8.2 [ARM ARMv8.2] provide a set of data processing instructions which operate on 16-bit floating-point quantities. These instructions are available in both AArch64 and AArch32 execution states, for both Advanced SIMD and scalar floating-point values.

ACLE defines two sets of intrinsics which correspond to these data processing instructions; a set of scalar intrinsics, and a set of vector intrinsics.

The intrinsics introduced in this section use the data types defined by ACLE. In particular, scalar intrinsics use the float16_t type defined by ACLE as an alias for the __fp16 type, and vector intrinsics use the float16x4_t and float16x8_t vector types.

Where the scalar 16-bit floating point intrinsics are available, an implementation is required to ensure that including `<arm_neon.h>` has the effect of also including `<arm_fp16.h>`.

To only enable support for the scalar 16-bit floating-point intrinsics, the header `<arm_fp16.h>` may be included directly.

11.1.7 Operations on data types

ACLE does not define implicit conversion between different data types. E.g.

```c
int32x4_t x;
uint32x4_t y = x; // No representation change
float32x4_t z = x; // Conversion of integer to floating type
```

Is not portable. Use the vreinterpret intrinsics to convert from one vector type to another without changing representation, and use the vcvt intrinsics to convert between integer and floating types; for example:

```c
int32x4_t x;
uint32x4_t y = vreinterpretq_u32_s32(x);
float32x4_t z = vcvt_f32_s32(x);
```

ACLE does not define static construction of vector types. E.g.

```c
int32x4_t x = { 1, 2, 3, 4 };
```

Is not portable. Use the vcreate or vdup intrinsics to construct values from scalars.

In C++, ACLE does not define whether Advanced SIMD data types are POD types or whether they can be inherited from.

11.1.8 Compatibility with other vector programming models

ACLE does not specify how the Advanced SIMD Intrinsics interoperate with alternative vector programming models. Consequently, programmers should take particular care when combining the Advanced SIMD Intrinsics programming model with such programming models.

For example, the GCC vector extensions permit initialising a variable using array syntax, as so

```c
#include "arm_neon.h"
...
uint32x2_t x = {0, 1}; // GCC extension.
uint32_t y = vget_lane_s32 (x, 0); // ACLE NEON Intrinsic.
```
But the definition of the GCC vector extensions is such that the value stored in y will depend on both the target architecture (AArch32 or AArch64) and whether the program is running in big- or little-endian mode.

It is recommended that Advanced SIMD Intrinsics be used consistently:

```c
#include "arm_neon.h"
...
const int temp[2] = {0, 1};
uint32x2_t x = vld1_s32 (temp);
uint32_t y = vget_lane_s32 (x, 0);
```

### 11.1.9 Availability of Advanced SIMD intrinsics and Extensions

#### 11.1.10 Availability of Advanced SIMD intrinsics

Advanced SIMD support is available if the `__ARM_NEON` macro is predefined (see *Advanced SIMD architecture extension (NEON)*). In order to access the Advanced SIMD intrinsics, it is necessary to include the `<arm_neon.h>` header.

```c
#if __ARM_NEON
#include <arm_neon.h>
  /* Advanced SIMD intrinsics are now available to use. */
#endif
```

Some intrinsics are only available when compiling for the AArch64 execution state. This can be determined using the `__ARM_64BIT_STATE` predefined macro (see *A32/T32 instruction set architecture*).

### 11.1.11 Availability of 16-bit floating-point vector interchange types

When the 16-bit floating-point data type `__fp16` is available as an interchange type for scalar values, it is also available in the vector interchange types `float16x4_t` and `float16x8_t`. When the vector interchange types are available, conversion intrinsics between vector of `__fp16` and vector of `float` types are provided.

This is indicated by the setting of bit 1 in `__ARM_NEON_FP` (see *NEON floating-point*).

```c
#if __ARM_NEON_FP & 0x1
  /* 16-bit floating point vector types are available. */
  float16x8_t storage;
#endif
```

### 11.1.12 Availability of fused multiply-accumulate intrinsics

Whenever fused multiply-accumulate is available for scalar operations, it is also available as a vector operation in the Advanced SIMD extension. When a vector fused multiply-accumulate is available, intrinsics are defined to access it.

This is indicated by `__ARM_FEATURE_FMA` (see *Fused multiply-accumulate (FMA)*).

```c
#if __ARM_FEATURE_FMA
  /* Fused multiply-accumulate intrinsics are available. */
  float32x4_t a, b, c;
  vfma_f32 (a, b, c);
#endif
```
11.1.13 Availability of Armv8.1-A Advanced SIMD intrinsics

Two new instructions have been added to Armv8.1 [ARMARMv81] SQRDMLAH and SQRDMLSH. ACLE specifies vector and vector-by-lane intrinsics to access these instructions where they are available in hardware.

This is indicated by __ARM_FEATURE_QRDMX (see Rounding Doubling Multiplies).

```
#if __ARM_FEATURE_QRDMX
    /* Armv8.1-A RDMA extensions are available. */
    int16x4_t a, b, c;
    vqrdmlah_s16 (a, b, c);
#endif
```

11.1.14 Availability of 16-bit floating-point arithmetic intrinsics

Armv8.2-A [ARMARMv82] introduces new data processing instructions which operate on 16-bit floating point data in the IEEE754-2008 [IEEE-FP] format. ACLE specifies intrinsics which map to the vector forms of these instructions where they are available in hardware.

This is indicated by __ARM_FEATURE_FP16_VECTOR_ARITHMETIC (see 16-bit floating-point data processing operations).

```
#if __ARM_FEATURE_FP16_VECTOR_ARITHMETIC
    float16x8_t a, b;
    vaddq_f16 (a, b);
#endif
```

ACLE also specifies intrinsics which map to the scalar forms of these instructions, see 16-bit floating-point arithmetic scalar intrinsics. Availability of the scalar intrinsics is indicated by __ARM_FEATURE_FP16_SCALAR_ARITHMETIC.

```
#if __ARM_FEATURE_FP16_SCALAR_ARITHMETIC
    float16_t a, b;
    vaddh_f16 (a, b);
#endif
```

11.1.15 Availability of Armv8.4-A Advanced SIMD intrinsics

New Crypto and FP16 Floating Point Multiplication Variant instructions in Armv8.4:
- New SHA512 crypto instructions (available if __ARM_FEATURE_SHA512)
- New SHA3 crypto instructions (available if __ARM_FEATURE_SHA3)
- SM3 crypto instructions (available if __ARM_FEATURE_SM3)
- SM4 crypto instructions (available if __ARM_FEATURE_SM4)
- New FML[AIS] instructions (available if __ARM_FEATURE_FP16_FML).

These instructions have been backported as optional instructions to Armv8.2-a and Armv8.3-a.

11.2 Specification of Advanced SIMD intrinsics

The Advanced SIMD intrinsics are specified in the Arm Neon Intrinsics Reference Architecture Specification [NEON].
The behavior of an intrinsic is specified to be equivalent to the AArch64 instruction it is mapped to in [NEON]. Intrinsics are specified as a mapping between their name, arguments and return values and the AArch64 instruction and assembler operands which they are equivalent to.

A compiler may make use of the as-if rule from C [C99] (5.1.2.3) to perform optimizations which preserve the instruction semantics.

### 11.3 Undefined behavior

Care should be taken by compiler implementers not to introduce the concept of undefined behavior to the semantics of an intrinsic. For example, the \texttt{vabsd\_s64} intrinsic has well defined behaviour for all input values, while the C99 \texttt{llabs} has undefined behaviour if the result would not be representable in a \texttt{long long} type. It would thus be incorrect to implement \texttt{vabsd\_s64} as a wrapper function or macro around \texttt{llabs}.

### 11.4 Alignment assertions

The AArch32 NEON load and store instructions provide for alignment assertions, which may speed up access to aligned data (and will fault access to unaligned data). The Advanced SIMD intrinsics do not directly provide a means for asserting alignment.
Chapter 12

Future directions

12.1 Extensions under consideration

12.1.1 Procedure calls and the Q / GE bits

The Arm procedure call standard [AAPCS] says that the Q and GE bits are undefined across public interfaces, but in practice it is desirable to return saturation status from functions. There are at least two common use cases:

To define small (inline) functions defined in terms of expressions involving intrinsics, which provide abstractions or emulate other intrinsic families; it is desirable for such functions to have the same well-defined effects on the Q/GE bits as the corresponding intrinsics.

12.1.2 DSP library functions

Options being considered are to define an extension to the pcs attribute to indicate that Q is meaningful on the return, and possibly also to infer this in the case of functions marked as inline.

12.1.3 Returning a value in registers

As a type attribute this would allow things like:

```
struct __attribute__((value_in_regs)) Point { int x[2]; }
```

This would indicate that the result registers should be used as if the type had been passed as the first argument. The implementation should not complain if the attribute is applied inappropriately (i.e. where insufficient registers are available) it might be a template instance.

12.1.4 Custom calling conventions

Some interfaces may use calling conventions that depart from the AAPCS. Examples include:

Using additional argument registers, for example passing an argument in R5, R7, R12.

Using additional result registers, for example R0 and R1 for a combined divide-and-remainder routine (note that some implementations may be able to support this by means of a value in registers structure return).
Returning results in the condition flags.
Preserving and possibly setting the Q (saturation) bit.

12.1.5 Traps: system calls, breakpoints, ...

This release of ACLE does not define how to invoke a SVC (supervisor call), BKPT (breakpoint) and other related functionality.

One option would be to mark a function prototype with an attribute, for example

```c
int __attribute__((svc(0xAB))) system_call(int code, void const *params);
```

When calling the function, arguments and results would be marshalled according to the AAPCS, the only difference being that the call would be invoked as a trap instruction rather than a branch-and-link.

One issue is that some calls may have non-standard calling conventions. (For example, Arm Linux system calls expect the code number to be passed in R7.)

Another issue is that the code may vary between A32 and T32 state. This issue could be addressed by allowing two numeric parameters in the attribute.

12.1.6 Mixed-endian data

Extensions for accessing data in different endianness have been considered. However, this is not an issue specific to the Arm architecture, and it seems better to wait for a lead from language standards.

12.1.7 Memory access with non-temporal hints

Supporting memory access with cacheability hints through language extensions is being investigated. Eg.

```c
int *__attribute__((nontemporal)) p;
```

As a type attribute, will allow indirection of p with non-temporal cacheability hint.

12.2 Features not considered for support

12.2.1 VFP vector mode

The short vector mode of the original VFP architecture is now deprecated, and unsupported in recent implementations of the Arm floating-point instructions set. There is no plan to support it through C extensions.

12.2.2 Bit-banded memory access

The bit-banded memory feature of certain Cortex-M cores is now regarded as being outside the architecture, and there is no plan to standardize its support.
Bibliography

[ARMARM] Arm, Arm Architecture Reference Manual (7-A / 7-R), Arm DDI 0406C
[ARMARMv82] Arm, Armv8.2 Extension, https://community.arm.com/groups/processors/blog/2016/01/05/armv8-a-architecture-evolution
[ARMv7M] Arm, Arm Architecture Reference Manual (7-M), Arm DDI 0403C
[AAPCS] Arm, Procedure Call Standard, Arm IHI 0042D
[AAPCS64] Arm, Procedure Call Standard (AArch64), Arm IHI0055C-BETA
[BA] Arm, EABI Addenda and Errata Build Attributes, Arm IHI 0045C
[IA-64] Intel, Intel Itanium Processor-Specific ABI, 245370-003
[NEON] Arm, Arm NEON Intrinsics Reference, Arm IHI0073B
[POSIX] IEEE / TOG, The Open Group Base Specifications, IEEE 1003.1