CoreLink™ SSE-100 Subsystem
Software Developer Errata Notice

This document contains all errata known at the date of issue, in releases up to, and including, revision r0p1.
Non-Confidential Proprietary notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm’s trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2017 Arm Limited (or its affiliates). All rights reserved.
110 Fulbourn Road, Cambridge, England CB1 9NJ.
LES-PRE-20349

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Product Status

The information in this document is for a product in development and is not final.
Web address

http://www.arm.com/

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on this document

If you have comments on content then send an e-mail to errata@arm.com giving:

- The document title.
- The document number: SDEN-1015723.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.
Contents

<table>
<thead>
<tr>
<th>INTRODUCTION</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERRATA SUMMARY TABLE</td>
<td>7</td>
</tr>
<tr>
<td>1025514 Wrong value of Peripheral ID (PID3) register</td>
<td>8</td>
</tr>
<tr>
<td>1027534 Error response from eFlash lost upon turning off eFlash Cache</td>
<td>9</td>
</tr>
</tbody>
</table>
Introduction

Scope
This document describes errata categorized by level of severity. Each description includes:
- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

Categorization of errata
Errata are split into three levels of severity and further qualified as common or rare:

Category A
A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.

Category A (Rare)
A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.

Category B
A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.

Category B (Rare)
A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.

Category C
A minor error.
Change control

Errata are listed in this section if they are new to the document, or marked as “updated” if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The errata summary table on page 7 identifies errata that have been fixed in each product revision.

### 11-Dec-2017: Changes in document version 2.0

<table>
<thead>
<tr>
<th>ID</th>
<th>Status</th>
<th>Area</th>
<th>Cat</th>
<th>Summary of erratum</th>
</tr>
</thead>
<tbody>
<tr>
<td>1025514</td>
<td>New</td>
<td>Programmer</td>
<td>CatC</td>
<td>Wrong value of Peripheral ID (PID3) register</td>
</tr>
<tr>
<td>1027534</td>
<td>New</td>
<td>Programmer</td>
<td>CatC</td>
<td>Error response from eFlash lost upon turning off eFlash Cache</td>
</tr>
</tbody>
</table>

### 05-Oct-2016: Changes in document version 1.0

<table>
<thead>
<tr>
<th>ID</th>
<th>Status</th>
<th>Area</th>
<th>Cat</th>
<th>Summary of erratum</th>
</tr>
</thead>
</table>

No errata in this document version.
## Errata summary table

The errata associated with this product affect product versions as below.

<table>
<thead>
<tr>
<th>ID</th>
<th>Cat</th>
<th>Summary</th>
<th>Found in versions</th>
<th>Fixed in version</th>
</tr>
</thead>
<tbody>
<tr>
<td>1025514</td>
<td>CatC</td>
<td>Wrong value of Peripheral ID (PID3) register</td>
<td>r0p0</td>
<td>r0p1</td>
</tr>
<tr>
<td>1027534</td>
<td>CatC</td>
<td>Error response from eFlash lost upon turning off eFlash Cache</td>
<td>r0p0</td>
<td>Open</td>
</tr>
</tbody>
</table>
Errata descriptions

Category A

There are no errata in this category.

Category A (rare)

There are no errata in this category.

Category B

There are no errata in this category.

Category B (rare)

There are no errata in this category.

Category C

1025514
Wrong value of Peripheral ID (PID3) register

Status

Affects: CG061 Arm CoreLink SSE-100 Subsystem
Fault type: System Category C.
Fault Status: Present in r0p0. Fixed in r0p1.

Description

The SSE-100 has integrated timers with read-only identification registers. The Software uses these registers to identify the peripheral, and the revision of the peripheral. After Cold reset, the PID3 register of the timers does not have a proper value until the first register read.

To trigger the erratum, the Software reads the PID3 register before reading any other timer register.

Configurations affected

This erratum affects system configurations that meet all the following requirements:

- All SSE-100 configurations

Conditions

1. Reading the PID3 timer register before accessing other timer registers.

Implications

This erratum might be result in the Software failing to properly identify timer peripherals in the SSE-100 subsystem.

Workaround

After Cold reset, read a timer register other than the PID3 register.
1027534
Error response from eFlash lost upon turning off eFlash Cache

Status
Affects: CG061 Arm CoreLink SSE-100 Subsystem
Fault type: System Category C.
Fault Status: Present in r0p0.

Description
The SSE-100 has an integrated eFlash cache to reduce eFlash accesses. The eFlash is typically used for code storage, therefore it acts as an instruction cache. If the prefetcher option of the eFlash cache is enabled (where the Configuration and Control register SET_PREFETCH bitfield is set to 1), this erratum might result in a Use Fault exception of the Cortex-M3 instead of a Bus Fault exception, when the instruction fetch from the eFlash ends with an error. If the eFlash is used for data storage, this erratum might result in reading incorrect data from the eFlash without getting a bus error notification about erroneous data.

To trigger the erratum, use the prefetcher option of eFlash cache. The software running on Cortex-M3 disables the cache (changes Configuration and Control register Enable bitfield to 1'b0) while there is an ongoing prefetch transaction. If the prefetch transaction is unsuccessful (where the eFlash sends an error response) and there is a cache hit to the prefetch data when prefetch operation is ongoing, the Cortex-M3 processor receives erroneous data without an error notification (with the response okay and not a response error). If the erroneous transfer is a code fetch, this erratum might result in a Use Fault exception instead of a Bus Fault exception that is triggered by the Cortex-M3. If the erroneous transfer is data read, this erratum results in wrong data received without an error notification.

This situation can happen only when software is writing or erasing the eFlash without disabling the eFlash Cache. This behaviour is a source of data inconsistency between eFlash and eFlash Cache and should be avoided. It is expected to disable the eFlash Cache before the write or erase operation of the eFlash starts.

Configurations affected
This erratum affects system configurations that meet all the following requirements:

- eFlash Cache is enabled (CCR.EN = 1).
- prefetcher in eFlash Cache is enabled (CCR.SET_PREFETCH = 1).

Conditions
1. eFlash write or erase is ongoing.
2. Prefetcher in eFlash Cache is enabled.
3. Disabling the eFlash Cache when the prefetch transaction is in progress.
4. Prefetch transaction is addressing an eFlash bank where a write or erase operation is ongoing.
5. Prefetch transaction results in unsuccessful transfer (error response).
6. Access to the prefetched address when a prefetch is ongoing.

Implications
When an erroneous transfer is a code fetch, this erratum might result in a Use Fault exception of the Cortex-M3 while a Bus Fault exception would be the proper response.
When erroneous transfer is a data read, this erratum results in an incorrect data read from the eFlash without an error indication to the initiator of the transfer.

Workaround
The issue should not happen during normal operation as it is expected to not try to read the eFlash while erasing or writing the eFlash. The prefetcher option should be disabled or the eFlash read might result in an erroneous transfer.