Cortex-A5 NEON Media Processing Engine

Copyright © 2009 ARM. All rights reserved.

Release Information

The following changes have been made to this book.

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Confidentiality</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>18 December 2009</td>
<td>A</td>
<td>Non-Confidential</td>
<td>First release for r0p0</td>
</tr>
</tbody>
</table>

Proprietary Notice

Words and logos marked with * or " are registered trademarks or trademarks of ARM* in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”.

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Unrestricted Access is an ARM internal classification.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com
Contents
Cortex-A5 NEON Media Processing Engine

Preface
About this book .......................................................................................................... vii
Feedback ..................................................................................................................... x

Chapter 1
Introduction
1.1 About the Cortex-A5 NEON MPE ................................................................. 1-2
1.2 Applications ................................................................................................. 1-4
1.3 Product revisions ......................................................................................... 1-5

Chapter 2
Programmers Model
2.1 About this programmers model ................................................................. 2-2
2.2 Advanced SIMD and VFP register access ................................................. 2-4
2.3 Register summary ...................................................................................... 2-5
2.4 Register descriptions ............................................................................... 2-6

Appendix A
Revisions

Glossary
List of Tables
Cortex-A5 NEON Media Processing Engine

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 2-1</td>
<td>Coprocessor Access Control registers</td>
<td>2-4</td>
</tr>
<tr>
<td>Table 2-2</td>
<td>Cortex-A5 NEON MPE system registers</td>
<td>2-5</td>
</tr>
<tr>
<td>Table 2-3</td>
<td>Accessing Cortex-A5 NEON MPE system registers</td>
<td>2-5</td>
</tr>
<tr>
<td>Table 2-4</td>
<td>FPSID Register bit assignments</td>
<td>2-6</td>
</tr>
<tr>
<td>Table 2-5</td>
<td>FPSCR bit assignments</td>
<td>2-7</td>
</tr>
<tr>
<td>Table 2-6</td>
<td>MVFR0 bit assignments</td>
<td>2-9</td>
</tr>
<tr>
<td>Table 2-7</td>
<td>MVFR1 bit assignments</td>
<td>2-10</td>
</tr>
<tr>
<td>Table 2-8</td>
<td>FPEXC Register bit assignments</td>
<td>2-11</td>
</tr>
<tr>
<td>Table A-1</td>
<td>Issue A</td>
<td>A-1</td>
</tr>
</tbody>
</table>
List of Figures
Cortex-A5 NEON Media Processing Engine

Figure 2-1  FPSID Register bit assignments ....................................................................................... 2-6
Figure 2-2  FPSCR bit assignments ........................................................................................................ 2-7
Figure 2-3  MVFR0 bit assignments ........................................................................................................ 2-9
Figure 2-4  MVFR1 bit assignments ........................................................................................................ 2-10
Figure 2-5  FPEXC Register bit assignments ......................................................................................... 2-11
Preface

This preface introduces the *Cortex-A5 NEON Media Processing Engine Technical Reference Manual*. It contains the following sections:

- *About this book* on page vii
- *Feedback* on page x.
About this book

This book is for the Cortex-A5 NEON Media Processing Engine (MPE).

Product revision status

The rnpn identifier indicates the revision status of the product described in this book, where:

- **rn**: Identifies the major revision of the product.
- **pn**: Identifies the minor revision or modification status of the product.

Intended audience

This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the Cortex-A5 NEON MPE. The book describes the external functionality of the Cortex-A5 NEON MPE.

Using this book

This book is organized into the following chapters:

**Chapter 1 Introduction**

Read this for a high-level view of the Cortex-A5 NEON MPE and a description of its features.

**Chapter 2 Programmers Model**

Read this for a description of the Cortex-A5 NEON MPE system registers.

**Appendix A Revisions**

Read this for a description of technical changes in this document.

**Glossary**

Read this for definitions of terms used in this book.

Conventions

Conventions that this book can use are described in:

- **Typographical**
- **Signals** on page viii.

**Typographical**

The typographical conventions are:

- **italic** Highlights important notes, introduces special terminology, denotes internal cross-references, and citations.
- **bold** Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.
- **monospace** Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
- **monospace italic** Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
- **monospace italic** Denotes arguments to monospace text where the argument is to be replaced by a specific value.
denotes language keywords when used outside example code.

Enclose replaceable terms for assembler syntax where they appear in code or code fragments. For example:

```assembly
MRC p15, 0 <Rd>, <CRn>, <CRm>, <Opcode_2>
```

**Signals**

The signal conventions are:

**Signal level**

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals
- LOW for active-LOW signals.

**Lower-case n**

At the start or end of a signal name denotes an active-LOW signal.

**Additional reading**

This section lists publications by ARM and by third parties.


**ARM publications**

This book contains information that is specific to this product. See the following documents for other relevant information:

- **Cortex-A5 Technical Reference Manual** (ARM DDI 0433)
- **Cortex-A5 MPCore Technical Reference Manual** (ARM DDI 0434)
- **Cortex-A5 Supplementary Datasheet** (ARM DDI 0448)
- **Cortex-A5 Floating-Point Unit Technical Reference Manual** (ARM DDI 0449)
- **Cortex-A5 Configuration and Sign-Off Guide** (ARM DII 0210)
- **Cortex-A5 Integration Manual** (ARM DIT 0001)
- **ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition** (ARM DDI 0406)
- **CoreSight™ ETM™-A5 Technical Reference Manual** (ARM DDI 0435)
- **CoreSight ETM-A5 Configuration and Sign-Off Guide** (ARM DII 0212)
- **CoreSight ETM-A5 Integration Manual** (ARM DIT 0002)
- **CoreSight Design Kit for Cortex-A5 Integration Manual** (ARM DIT 0003)
- **CoreSight Embedded Trace Macrocell v3.5 Architecture Specification** (ARM IHI 0014)
- **AMBA® AXI Protocol v1.0 Specification** (ARM IHI 0022)
- **ARM Generic Interrupt Controller Architecture Specification** (ARM IHI 0048)
- **RealView ICE User Guide** (ARM DUI 0155)
- **Intelligent Energy Controller Technical Overview** (ARM DTO 0005)
• CoreSight Architecture Specification (ARM IHI 0029)
• CoreSight Technology System Design Guide (ARM DGI 0012)
• Cortex-A5 NEON MPE Release Note (AT552-DC-06003).

Other publications

This section lists relevant documents published by third parties:
Feedback

ARM welcomes feedback on this product and its documentation.

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- the title
- the number, ARM DDI 0450A
- the page numbers to which your comments apply
- a concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.
Chapter 1

Introduction

This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections:

- About the Cortex-A5 NEON MPE on page 1-2
- Applications on page 1-4
- Product revisions on page 1-5.
1.1 About the Cortex-A5 NEON MPE

The Cortex-A5 NEON MPE extends the Cortex-A5 functionality to provide support for the ARM v7 Advanced SIMD v2 and Vector Floating-Point v4 (VFPv4) instruction sets. The Cortex-A5 NEON MPE supports all addressing modes and data-processing operations described in the ARM Architecture Reference Manual.

The Cortex-A5 NEON MPE features are:

- SIMD and scalar single-precision floating-point computation
- scalar double-precision floating-point computation
- SIMD and scalar half-precision floating-point conversion
- SIMD 8, 16, 32, and 64-bit signed and unsigned integer computation
- 8 or 16-bit polynomial computation for single-bit coefficients
- structured data load capabilities
- large, shared register file, addressable as:
  - thirty-two 32-bit S (single) registers
  - thirty-two 64-bit D (double) registers
  - sixteen 128-bit Q (quad) registers

See the ARM Architecture Reference Manual for details of the extension register set.

The operations include:

- addition and subtraction
- multiplication with optional accumulation
- maximum or minimum value driven lane selection operations
- inverse square-root approximation
- comprehensive data-structure load instructions, including register-bank-resident table lookup.

1.1.1 VFPv4 architecture hardware support

The Cortex-A5 NEON MPE hardware supports single and double-precision add, subtract, multiply, divide, multiply and accumulate, fused multiply accumulate, and square root operations as described in the ARM VFPv4 architecture. It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word formats, with special operations to perform conversions in round-towards-zero mode for high-level language support.

All instructions are available in both the ARM and Thumb instruction sets supported by the Cortex-A5 processor family.

ARMv7 deprecates the use of VFP vector mode. The Cortex-A5 NEON MPE hardware does not support VFP vector operations. In this manual, the term vector refers to Advanced SIMD integer, polynomial and single-precision vector operations. The Cortex-A5 NEON MPE provides high speed VFP operation without support code. However, if an application requires VFP vector operation, then it must use support code. See the ARM Architecture Reference Manual for information on VFP vector operation support.
Note

This manual gives information specific to the Cortex-A5 NEON MPE implementation of the ARM Advanced SIMD v2 and VFPv4 extensions. See the ARM Architecture Reference Manual for full instruction set and usage details.
1.2 Applications

The Cortex-A5 NEON MPE provides mixed-data type SIMD and high-performance scalar floating-point computation suitable for a wide spectrum of applications such as:

• personal digital assistants and smartphones for graphics, voice compression and decompression, user interfaces, Java interpretation, and Just In Time (JIT) compilation

• games machines for intensive three-dimensional graphics, digital audio and in-game physics effects such as gravity

• printers and MultiFunction Peripheral (MFP) controllers for high-definition color rendering

• set-top boxes for high-end digital audio and digital video, and interactive three-dimensional user interfaces

• automotive applications for engine management, power train computation, and in-car entertainment and navigation.
1.3 Product revisions

This section describes the differences in functionality between product revisions:

r0p0 First release.
This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections:

- *About this programmers model* on page 2-2
- *Advanced SIMD and VFP register access* on page 2-4
- *Register summary* on page 2-5
- *Register descriptions* on page 2-6.
2.1 About this programmers model

This section introduces the Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture. In this implementation:

- All scalar operations are implemented entirely in hardware, with support for all combinations of rounding modes, flush-to-zero, and default NaN modes.

- Vector operations are not supported. Any attempt to execute a vector operation results in a synchronous bounce, with the FPEXC.DEX bit set to 1.

- The Cortex-A5 NEON MPE never generates an asynchronous VFP exception.

In addition it provides information on initializing the Cortex-A5 NEON MPE ready for application code execution.

Table 2-2 on page 2-5 describes the following access types:

- **RW** Read and write.
- **RO** Read only.

2.1.1 Advanced SIMD and VFP feature identification registers

The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions.

Software can identify these extensions and the features they provide, using the feature identification registers. The extensions are in the coprocessor space for coprocessors CP10 and CP11. You can access the registers using the VMRS and VMSR instructions, for example:

VMRS <Rd>, FPSID ; Read Floating-Point System ID Register
VMRS <Rd>, MVFR1 ; Read Media and VFP Feature Register 1
VMSR FPSCR, <Rt> ; Write Floating-Point System Control Register

See Advanced SIMD and VFP register access on page 2-4 for a description of the registers.

In addition there are coprocessor access control registers. See Advanced SIMD and VFP register access on page 2-4.

2.1.2 Enabling Advanced SIMD and VFP support

From reset, both the Advanced SIMD and VFP extensions are disabled. Any attempt to execute either an Advanced SIMD or VFP instruction results in an Undefined Instruction exception being taken. To enable software to access Advanced SIMD and VFP features ensure that:

- Access to CP10 and CP11 is enabled for the appropriate privilege level. See Advanced SIMD and VFP register access on page 2-4.

- If Non-secure access to the Advanced SIMD features or VFP features is required, the access flags for CP10 and CP11 in the NSACR must be set to 1. See Advanced SIMD and VFP register access on page 2-4.

In addition, software must set the FPEXC.EN bit to 1 to enable most Advanced SIMD and VFP operations. See Floating-Point Exception Register on page 2-10.

When Advanced SIMD and VFP operation is disabled because FPEXC.EN is 0, all Advanced SIMD and VFP instructions are treated as undefined instructions except for execution of the following in privileged modes:

- a VMSR to the FPEXC or FPSID register
- a VMRS from the FPEXC, FPSID, MVFR0, or MVFR1 registers.
To use the NEON MPE in Secure state only

To use the NEON MPE in Secure state only, define the CPACR and *Floating-Point Exception (FPEXC)* registers to enable the NEON MPE:

1. Set the CPACR for access to CP10 and CP11 (the NEON MPE coprocessors), and clear the ASEDIS and D32DIS bits:
   
   \[
   \text{LDR } r0, =\{0xF << 20\} \\
   \text{MCR p15, 0, r0, c1, c0, 2}
   \]

2. Set the FPEXC EN bit to enable the NEON MPE:
   
   \[
   \text{MOV r3, } \#0\times40000000 \\
   \text{VMSR FPEXC, r3}
   \]

To use the NEON MPE in Secure state and Non-secure state

To use the NEON MPE in Secure state and Non-secure state, first define the NSACR and then define the CPACR and FPEXC registers to enable the NEON MPE.

1. Set bits \([11:10]\) of the NSACR for access to CP10 and CP11 from both Secure and Non-secure states, and clear the NSASEDIS and NSD32DIS bits:
   
   \[
   \text{MRC p15, 0, r0, c1, c1, 2} \\
   \text{ORR r0, r0, } \#2_{\_11}<<10 ; \text{ enable neon} \\
   \text{BIC r0, r0, } \#2_{\_11}<<14 ; \text{ clear nsasedis/nsd32dis} \\
   \text{MCR p15, 0, r0, c1, c1, 2}
   \]

2. Set the CPACR for access to CP10 and CP11, and clear the ASEDIS and D32DIS bits:
   
   \[
   \text{LDR r0, } =\{0xF << 20\} \\
   \text{MCR p15, 0, r0, c1, c0, 2}
   \]

3. Set the FPEXC EN bit to enable the NEON MPE:
   
   \[
   \text{MOV r3, } \#0\times40000000 \\
   \text{VMSR FPEXC, r3}
   \]

At this point the Cortex-A5 processor can execute Advanced SIMD and VFP instructions.

\[\text{Note}\]

Operation is UNPREDICTABLE if you configure the *Coprocessor Access Control Register (CPACR)* such that CP10 and CP11 do not have identical access permissions.
2.2 Advanced SIMD and VFP register access

Table 2-1 shows the system control coprocessor registers, accessed through CP15, that determine access to Advanced SIMD and VFP registers, where:

- CRn is the register number within CP15
- Op1 is the Opcode_1 value for the register
- CRm is the operational register
- Op2 is the Opcode_2 value for the register.

<table>
<thead>
<tr>
<th>CRn</th>
<th>Op1</th>
<th>CRm</th>
<th>Op2</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>c1</td>
<td>0</td>
<td>c0</td>
<td>2</td>
<td>CPACR</td>
<td>See the Cortex-A5 Technical Reference Manual</td>
</tr>
<tr>
<td>c1</td>
<td>0</td>
<td>c1</td>
<td>2</td>
<td>NSACR</td>
<td>See the Cortex-A5 Technical Reference Manual</td>
</tr>
</tbody>
</table>
2.3 Register summary

Table 2-2 shows the Cortex-A5 NEON MPE system registers. All NEON MPE system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPSID</td>
<td>RO</td>
<td>0x41023050</td>
<td>Floating-Point System ID Register on page 2-6</td>
</tr>
<tr>
<td>FPSCR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Floating-Point Status and Control Register on page 2-7</td>
</tr>
<tr>
<td>MVFR0</td>
<td>RO</td>
<td>0x10110222</td>
<td>Media and VFP Feature Register 0 on page 2-8</td>
</tr>
<tr>
<td>MVFR1</td>
<td>RO</td>
<td>0x11111111</td>
<td>Media and VFP Feature Register 1 on page 2-9</td>
</tr>
<tr>
<td>FPEXC</td>
<td>RW</td>
<td>0x00000000</td>
<td>Floating-Point Exception Register on page 2-10</td>
</tr>
</tbody>
</table>

--- Note ---

The FPINST and FPINST2 registers are not implemented, and any attempt to access them is UNPREDICTABLE.

Table 2-3 shows the processor modes for accessing the Cortex-A5 NEON MPE system registers.

<table>
<thead>
<tr>
<th>Register</th>
<th>Privileged access</th>
<th>User access</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FPEXC EN=0</td>
<td>FPEXC EN=1</td>
</tr>
<tr>
<td>FPSID</td>
<td>Permitted</td>
<td>Permitted</td>
</tr>
<tr>
<td>FPSCR</td>
<td>Not permitted</td>
<td>Permitted</td>
</tr>
<tr>
<td>MVFR0, MVFR1</td>
<td>Permitted</td>
<td>Permitted</td>
</tr>
<tr>
<td>FPEXC</td>
<td>Permitted</td>
<td>Permitted</td>
</tr>
</tbody>
</table>
2.4 Register descriptions

This section describes the Cortex-A5 NEON MPE system registers. Table 2-2 on page 2-5 provides cross references to individual registers.

2.4.1 Floating-Point System ID Register

The FPSID Register characteristics are:

Purpose
Provides information about the VFP implementation.

Usage constraints
This register is:
- Only accessible in the Non-secure state if the CP10 and CP11 bits in the NSACR are set to 1, see Advanced SIMD and VFP register access on page 2-4.
- Only accessible in privileged modes, and only if access to coprocessors CP10 and CP11 is enabled in the CPACR and FPEXC.EN is set, see Advanced SIMD and VFP register access on page 2-4.

Configurations
Available in all configurations.

Attributes
See the register summary in Table 2-2 on page 2-5.

Figure 2-1 shows the FPSID Register bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>Implementer</td>
<td>Denotes ARM. Value is 0x41.</td>
</tr>
<tr>
<td>[23]</td>
<td>SW</td>
<td>Hardware implementation with no software emulation. Value is 0.</td>
</tr>
<tr>
<td>[22:16]</td>
<td>Subarchitecture</td>
<td>VFPv3 or greater with v2 subarchitecture. Value is 2.</td>
</tr>
<tr>
<td>[15:8]</td>
<td>Part number</td>
<td>Cortex-A. Value is 0x30.</td>
</tr>
<tr>
<td>[3:0]</td>
<td>Revision</td>
<td>Revision. Value is 0.</td>
</tr>
</tbody>
</table>

You can access the FPSID Register with the following VMRS instruction:

VMRS <Rd>, FPSID ; Read Floating-Point System ID Register
2.4.2 Floating-Point Status and Control Register

The FPSCR characteristics are:

**Purpose**
 Provides User level control of the NEON MPE.

**Usage constraints**
 This register is:

- Only accessible in the Non-secure state if the CP10 and CP11 bits in the NSACR are set to 1, see *Advanced SIMD and VFP register access* on page 2-4.
- Accessible in all modes depending on the setting of bits [23:20] of the CPACR and FPEXC.EN, see *Advanced SIMD and VFP register access* on page 2-4.

**Configurations**
 Available in all configurations.

**Attributes**
 See the register summary in Table 2-2 on page 2-5.

Figure 2-2 shows the FPSCR bit assignments.

Table 2-2 FPSCR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>N</td>
<td>Set to 1 if a comparison operation produces a less than result.</td>
</tr>
<tr>
<td>[30]</td>
<td>Z</td>
<td>Set to 1 if a comparison operation produces an equal result.</td>
</tr>
<tr>
<td>[29]</td>
<td>C</td>
<td>Set to 1 if a comparison operation produces an equal, greater than, or unordered result.</td>
</tr>
<tr>
<td>[28]</td>
<td>V</td>
<td>Set to 1 if a comparison operation produces an unordered result.</td>
</tr>
<tr>
<td>[27]</td>
<td>QC</td>
<td>Set to 1 if an Advanced SIMD integer operation has saturated since 0 was last written to this bit.</td>
</tr>
</tbody>
</table>
| [26] | AHP  | Alternative Half-Precision control bit:
|      |      | b0 = IEEE half-precision format selected |
|      |      | b1 = Alternative half-precision format selected. |
| [25] | DN   | Default NaN mode control bit:
|      |      | b0 = NaN operands propagate through to the output of a floating-point operation |
|      |      | b1 = Any operation involving one or more NaNs returns the Default NaN. |
|      |      | Advanced SIMD arithmetic always uses the Default NaN setting, regardless of the value of the DN bit. |
You can access the FPSCR with the following VMSR instructions:

\[
\text{VMSR} \ <Rd>, \ 
\text{FPSCR} ; \text{Read Floating-Point Status and Control Register}
\]

\[
\text{VMSR} \ \text{FPSCR}, \ <Rt> ; \text{Write Floating-Point Status and Control Register}
\]

### Table 2-5 FPSCR bit assignments (continued)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| [24] | FZ   | Flush-to-zero mode control bit:  
|      |      | b0 = Flush-to-zero mode disabled. Behavior of the floating-point system is fullycompliant with the IEEE 754 standard.  
|      |      | b1 = Flush-to-zero mode enabled.  
|      |      | Advanced SIMD arithmetic always uses the Flush-to-zero setting, regardless of the value of the FZ bit. |
| [23:22] | RMode | Rounding Mode control field:  
|        |      | b00 = round to nearest (RN) mode  
|        |      | b01 = round towards plus infinity (RP) mode  
|        |      | b10 = round towards minus infinity (RM) mode  
|        |      | b11 = round towards zero (RZ) mode.  
|        |      | Advanced SIMD arithmetic always uses the Round to Nearest setting, regardless of the value of the RMode bits. |
|        |      | The Cortex-A5 NEON MPE ignores the value of this field.  
|        |      | See the ARM Architecture Reference Manual. |
| [19] | Reserved | UNK/SBZP. |
| [18:16] | Len | Vector length, used for backwards compatibility with short vector operation.  
|        |      | If you set this field to a non-zero value, the VFP data-processing instructions generate exceptions.  
|        |      | See the ARM Architecture Reference Manual. |
| [15:8] | Reserved | UNK/SBZP. |
| [6:5] | Reserved | UNK/SBZP. |
| [1] | DZC | Division by Zero cumulative exception flag. |
| [0] | IOC | Invalid Operation cumulative exception flag. |

2.4.3 Media and VFP Feature Register 0

The MVFR0 characteristics are:

**Purpose**

Together with MVFR1, describes the features that the NEON MPE provides.

**Usage constraints**

This register is:

- Only accessible in the Non-secure state if the CP10 and CP11 bits in the NSACR are set to 1, see *Advanced SIMD and VFP register access* on page 2-4.
• Only accessible in privileged modes, and only if access to coprocessors CP10 and CP11 is enabled in the CPACR and FPXEN is set, see Advanced SIMD and VFP register access on page 2-4.

**Configurations**  
Available in all configurations.

**Attributes**  
See the register summary in Table 2-2 on page 2-5.

Figure 2-3 shows the MVFR0 bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:28]</td>
<td>VFP rounding modes</td>
<td>All rounding modes supported</td>
</tr>
<tr>
<td>[27:24]</td>
<td>Short vectors</td>
<td>Short vectors not supported</td>
</tr>
<tr>
<td>[23:20]</td>
<td>Square root</td>
<td>Hardware square root supported</td>
</tr>
<tr>
<td>[19:16]</td>
<td>Divide</td>
<td>Hardware divide supported</td>
</tr>
<tr>
<td>[15:12]</td>
<td>VFP exception trapping</td>
<td>Software traps not supported</td>
</tr>
<tr>
<td>[3:0]</td>
<td>A_SIMD registers</td>
<td>Thirty-two 64-bit registers supported</td>
</tr>
</tbody>
</table>

Table 2-6 shows the MVFR0 bit assignments.

You can access the MVFR0 with the following VMRS instruction:

`VMRS <Rd>, MVFR0 ; Read Media and VFP Feature Register 0`

### 2.4.4 Media and VFP Feature Register 1

The MVFR1 characteristics are:

**Purpose**  
Together with MVFR0, describes the features that the NEON MPE provides.

**Usage constraints**  
This register is:

• Only accessible in the Non-secure state if the CP10 and CP11 bits in the NSACR are set to 1, see Advanced SIMD and VFP register access on page 2-4.

• Only accessible in privileged modes, and only if access to coprocessors CP10 and CP11 is enabled in the CPACR and FPXEN is set, see Advanced SIMD and VFP register access on page 2-4.

**Configurations**  
Available in all configurations.
Attributes

See the register summary in Table 2-2 on page 2-5.

Figure 2-4 shows the MVFR1 bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:28]</td>
<td>FMA</td>
<td>Fused Multiply Accumulate supported</td>
</tr>
<tr>
<td>[27:24]</td>
<td>VFP HPFP</td>
<td>VFP half-precision operations supported</td>
</tr>
<tr>
<td>[23:20]</td>
<td>A_SIMD HPFP</td>
<td>Advanced SIMD half-precision operations supported</td>
</tr>
<tr>
<td>[19:16]</td>
<td>A_SIMD SPFP</td>
<td>Advanced SIMD single-precision operations supported</td>
</tr>
<tr>
<td>[15:12]</td>
<td>A_SIMD integer</td>
<td>Advanced SIMD integer operations supported</td>
</tr>
<tr>
<td>[7:4]</td>
<td>D_NaN mode</td>
<td>Propagation of NaN values supported for VFP</td>
</tr>
<tr>
<td>[3:0]</td>
<td>FZ</td>
<td>Full denormal arithmetic operations supported for VFP</td>
</tr>
</tbody>
</table>

You can access the MVFR1 with the following VMRS instruction:

VMRS <Rd>, MVFR1 ; Read Media and VFP Feature Register 1

2.4.5 Floating-Point Exception Register

The FPEXC Register characteristics are:

Purpose

Provides global enable control of the Advanced SIMD and VFP extensions.

Usage constraints

This register is:

- Only accessible in the Non-secure state if the CP10 and CP11 bits in the NSACR are set to 1, see Advanced SIMD and VFP register access on page 2-4.

- Only accessible in privileged modes, and only if access to coprocessors CP10 and CP11 is enabled in the CPACR, see Advanced SIMD and VFP register access on page 2-4.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 2-2 on page 2-5.

Figure 2-5 on page 2-11 shows the FPEXC Register bit assignments.
Table 2-8 FPEXC Register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>EX</td>
<td>The Cortex-A5 NEON MPE does not generate asynchronous VFP exceptions, therefore this bit is RAZ/WI.</td>
</tr>
</tbody>
</table>
| [30] | EN   | NEON MPE enable bit:  
b0 = NEON MPE disabled.  
b1 = NEON MPE enabled.  
The EN bit is cleared to 0 at reset. |
| [29] | DEX  | Defined synchronous instruction exceptional flag. The Cortex-A5 NEON MPE sets this bit when generating a synchronous bounce because of an attempt to execute a vector operation. All other Undefined Instruction exceptions clear this bit to zero.  
See the *ARM Architecture Reference Manual* for more information. |
| [28:0] | Reserved | RAZ/WI. |

---

**Note**

The Cortex-A5 NEON MPE hardware does not support the deprecated VFP short vector feature. Attempts to execute VFP data-processing instructions when the FPSCR.LEN field is non-zero set the FPCSR.DEX bit and result in a synchronous VFP Exception. You can use software to emulate the short vector feature, if required.

You can access the FPEXC Register with the following *VMSR* instructions:

*VMSR <Rd>, FPEXC* ; Read Floating-Point Status and Control Register  
*VMSR FPEXC, <Rt>* ; Write Floating-Point Status and Control Register
Appendix A
Revisions

This appendix describes the technical changes between released issues of this book.

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>No changes, first release</td>
<td>-</td>
</tr>
</tbody>
</table>
This glossary describes some of the terms used in ARM manuals. Where terms can have several meanings, the meaning presented here is intended.

**Abort**
A mechanism that indicates to a core that the value associated with a memory access is invalid. An abort can be caused by the external or internal memory system as a result of attempting to access invalid instruction or data memory. An abort is classified as either a Prefetch or Data Abort, and an internal or External Abort.

**Addressing modes**
A mechanism, shared by many different instructions, for generating values used by the instructions. For four of the ARM addressing modes, the values generated are memory addresses (which is the traditional role of an addressing mode). A fifth addressing mode generates values to be used as operands by data-processing instructions.

**Aligned**
A data item stored at an address that is divisible by the number of bytes that defines the data size is said to be aligned. Aligned words and halfwords have addresses that are divisible by four and two respectively. The terms word-aligned and halfword-aligned therefore stipulate addresses that are divisible by four and two respectively.

**Architecture**
The organization of hardware and/or software that characterizes a processor and its attached components, and enables devices with similar characteristics to be grouped together when describing their behavior, for example, Harvard architecture, instruction set architecture, ARMv6 architecture.

**ARM instruction**
A word that specifies an operation for an ARM processor to perform. ARM instructions must be word-aligned.

**ARM state**
A processor that is executing ARM (32-bit) word-aligned instructions is operating in ARM state.
**Base register**
A register specified by a load or store instruction that is used to hold the base value for the instruction’s address calculation. Depending on the instruction and its addressing mode, an offset can be added to or subtracted from the base register value to form the virtual address that is sent to memory.

**Bounce**
The VFP coprocessor bounces an instruction when it fails to signal the acceptance of a valid VFP instruction to the ARM processor. This action initiates Undefined instruction processing by the ARM processor. The VFP support code is called to complete the instruction that was found to be exceptional or unsupported by the VFP coprocessor.

*See also* Trigger instruction, Potentially exceptional instruction, and Exceptional state.

**DP instruction**
Coprocessor data processing instruction. For the VFP11 coprocessor, CDP instructions are arithmetic instructions and FCPY, FABS, and FNEG.

*See also* Arithmetic instruction.

**Condition field**
A four-bit field in an instruction that specifies a condition under which the instruction can execute.

**Conditional execution**
If the condition code flags indicate that the corresponding condition is true when the instruction starts executing, it executes normally. Otherwise, the instruction does nothing.

**Control bits**
The bottom eight bits of a Program Status Register. The control bits change when an exception arises and can be altered by software only when the processor is in a privileged mode.

**Coprocessor**
A processor that supplements the main processor. It carries out additional functions that the main processor cannot perform. Usually used for floating-point math calculations, signal processing, or memory management.

**CoreSight**
The infrastructure for monitoring, tracing, and debugging a complete system on chip.

**Default NaN mode**
A mode in which all operations that result in a NaN return the default NaN, regardless of the cause of the NaN result. This mode is compliant with the IEEE 754 standard but implies that all information contained in any input NaNs to an operation is lost.

**Denormalized value**
*See* Subnormal value.

**Disabled exception**
An exception is disabled when its exception enable bit in the FPCSR is not set. For these exceptions, the IEEE 754 standard defines the result to be returned. An operation that generates an exception condition can bounce to the support code to produce the result defined by the IEEE 754 standard. The exception is not reported to the user trap handler.

**Double-precision value**
Consists of two 32-bit words that must appear consecutively in memory and must both be word-aligned, and that is interpreted as a basic double-precision floating-point number according to the IEEE 754-1985 standard.

**Doubleword**
A 64-bit data item. The contents are taken as being an unsigned integer unless otherwise stated.

**Doubleword-aligned**
A data item having a memory address that is divisible by eight.

**Enabled exception**
An exception is enabled when its exception enable bit in the FPCSR is set. When an enabled exception occurs, a trap to the user handler is taken. An operation that generates an exception condition might bounce to the support code to produce the result defined by the IEEE 754 standard. The exception is then reported to the user trap handler.

**Exception**
A fault or error event that is considered serious enough to require that program execution is interrupted. Examples include attempting to perform an invalid memory access, external interrupts, and undefined instructions. When an exception occurs, normal program flow is interrupted and execution is resumed at the corresponding exception vector. This contains the first instruction of the interrupt handler to deal with the exception.
Exceptional state
When a potentially exceptional instruction is issued, the VFP11 coprocessor sets the EX bit, FPEXC[31], and loads a copy of the potentially exceptional instruction in the FPINST register. If the instruction is a short vector operation, the register fields in FPINST are altered to point to the potentially exceptional iteration. When in the exceptional state, the issue of a trigger instruction to the VFP11 coprocessor causes a bounce.

See also Bounce, Potentially exceptional instruction, and Trigger instruction.

Exception handling routine
See Interrupt handler.

Flush-to-zero mode
In this mode, the VFP11 coprocessor treats the following values as positive zeros:

- arithmetic operation inputs that are in the subnormal range for the input precision
- arithmetic operation results, other than computed zero results, that are in the subnormal range for the input precision before rounding.

The VFP11 coprocessor does not interpret these values as subnormal values or convert them to subnormal values.

The subnormal range for the input precision is \(-2^{ Emin} < x < 0\) or \(0 < x < 2^{ Emin}\).

Halfword
A 16-bit data item.

Halfword aligned
See Aligned

IEEE 754 standard
IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Std. 754-1985. The standard that defines data types, correct operation, exception types and handling, and error bounds for floating-point systems. Most processors are built in compliance with the standard in either hardware or a combination of hardware and software.

Illegal instruction
An instruction that is architecturally Undefined.

Implementation-defined
The behavior is not architecturally defined, but is defined and documented by individual implementations.

Implementation-specific
The behavior is not architecturally defined, and does not have to be documented by individual implementations. Used when there are a number of implementation options available and the option chosen does not affect software compatibility.

Infinity
In the IEEE 754 standard format to represent infinity, the exponent is the maximum for the precision and the fraction is all zeros.

Input exception
A VFP exception condition in which one or more of the operands for a given operation are not supported by the hardware. The operation bounces to support code for processing.

Interrupt handler
A program that control of the processor is passed to when an interrupt occurs.

Load/store architecture
A processor architecture where data-processing operations only operate on register contents, not directly on memory contents.

Memory bank
One of two or more parallel divisions of interleaved memory, usually one word wide, that enable reads and writes of multiple words at a time, rather than single words. All memory banks are addressed simultaneously and a bank enable or chip select signal determines which of the banks is accessed for each transfer. Accesses to sequential word addresses cause accesses to sequential banks. This enables the delays associated with accessing a bank to occur during the access to its adjacent bank, speeding up memory transfers.
**NaN**
Not a number. A symbolic entity encoded in a floating-point format that has the maximum exponent field and a nonzero fraction. An SNaN causes an invalid operand exception if used as an operand and a most significant fraction bit of zero. A QNaN propagates through almost every arithmetic operation without signaling exceptions and has a most significant fraction bit of one.

**Processor**
A processor is the circuitry in a computer system required to process data using the computer instructions. It is an abbreviation of microprocessor. A clock source, power supplies, and main memory are also required to create a minimum complete working computer system.

**Read**
Reads are defined as memory operations that have the semantics of a load. That is, the ARM instructions LDM, LDRD, LDC, LDR, LDRT, LDRSH, LDRH, LDRSB, LDRB, LDRBT, LDREX, RFE, STREX, SWP, and SWPB, and the Thumb instructions LDM, LDR, LDRSH, LDRH, LDRSB, LDRB, and POP.

Java bytecodes that are accelerated by hardware can cause a number of reads to occur, according to the state of the Java stack and the implementation of the Java hardware acceleration.

**Reserved**
A field in a control register or instruction format is reserved if the field is to be defined by the implementation, or produces Unpredictable results if the contents of the field are not zero. These fields are reserved for use in future extensions of the architecture or are implementation-specific. All reserved bits not used by the implementation must be written as 0 and read as 0.

**Rounding mode**
The IEEE 754 standard requires all calculations to be performed as if to an infinite precision. For example, a multiply of two single-precision values must accurately calculate the significand to twice the number of bits of the significand. To represent this value in the destination precision, rounding of the significand is often required. The IEEE 754 standard specifies four rounding modes.

In round-to-nearest mode, the result is rounded at the halfway point, with the tie case rounding up if it would clear the least significant bit of the significand, making it even.

Round-towards-zero mode chops any bits to the right of the significand, always rounding down, and is used by the C, C++, and Java languages in integer conversions.

Round-towards-plus-infinity mode and round-towards-minus-infinity mode are used in interval arithmetic.

**SBO**
See Should Be One.

**SBZ**
See Should Be Zero.

**SBZP**
See Should Be Zero or Preserved.

**Scalar operation**
A VFP coprocessor operation involving a single source register and a single destination register. See also Vector operation.

**Short vector operation**
A VFP coprocessor operation involving more than one destination register and perhaps more than one source register in the generation of the result for each destination.

**Should Be One (SBO)**
Should be written as 1 (or all 1s for bit fields) by software. Writing a 0 produces Unpredictable results.

**Should Be Zero (SBZ)**
Should be written as 0 (or all 0s for bit fields) by software. Writing a 1 produces Unpredictable results.

**Should Be Zero or Preserved (SBZP)**
Should be written as 0 (or all 0s for bit fields) by software, or preserved by writing the same value back that has been previously read from the same field on the same processor.
Significand
The component of a binary floating-point number that consists of an explicit or implicit leading bit to the left of the implied binary point and a fraction field to the right.

Stride
The stride field, FPSCR[21:20], specifies the increment applied to register addresses in short vector operations. A stride of 00, specifying an increment of +1, causes a short vector operation to increment each vector register by +1 for each iteration, while a stride of 11 specifies an increment of +2.

Subnormal value
A value in the range \((-2^{E_{\text{min}}} < x < 2^{E_{\text{min}}})\), except for 0. In the IEEE 754 standard format for single-precision and double-precision operands, a subnormal value has a zero exponent and a nonzero fraction field. The IEEE 754 standard requires that the generation and manipulation of subnormal operands be performed with the same precision as normal operands.

Support code
Software that must be used to complement the hardware to provide compatibility with the IEEE 754 standard. The support code has a library of routines that performs supported functions, such as divide with unsupported inputs or inputs that might generate an exception in addition to operations beyond the scope of the hardware. The support code has a set of exception handlers to process exceptional conditions in compliance with the IEEE 754 standard.

Thumb instruction
A halfword that specifies an operation for an ARM processor in Thumb state to perform. Thumb instructions must be halfword-aligned.

Thumb state
A processor that is executing Thumb (16-bit) halfword aligned instructions is operating in Thumb state.

Trap
An exceptional condition in a VFP coprocessor that has the respective exception enable bit set in the FPSCR register. The user trap handler is executed.

Unaligned
A data item stored at an address that is not divisible by the number of bytes that defines the data size is said to be unaligned. For example, a word stored at an address that is not divisible by four.

Undefined
Indicates an instruction that generates an Undefined instruction trap. See the ARM Architecture Reference Manual for more details on ARM exceptions.

UNP
See Unpredictable.

Unpredictable
For reads, the data returned when reading from this location is unpredictable. It can have any value. For writes, writing to this location causes unpredictable behavior, or an unpredictable change in device configuration. Unpredictable instructions must not halt or hang the processor, or any part of the system.

Unsupported values
Specific data values that are not processed by the VFP coprocessor hardware but bounced to the support code for completion. These data can include infinities, NaNs, subnormal values, and zeros. An implementation is free to select which of these values is supported in hardware fully or partially, or requires assistance from support code to complete the operation. Any exception resulting from processing unsupported data is trapped to user code if the corresponding exception enable bit for the exception is set.

Vector operation
A VFP coprocessor operation involving more than one destination register, perhaps involving different source registers in the generation of the result for each destination.

See also Scalar operation.

Word
A 32-bit data item.

Word aligned
See Aligned.