

ARM[®] DS-5

Version 5

**ARM DSTREAM System and Interface Design Reference
Guide**

ARM[®]

ARM® DS-5**ARM® DSTREAM System and Interface Design Reference Guide**

Copyright © 2010-2012, 2015 ARM. All rights reserved.

Release Information**Document History**

Issue	Date	Confidentiality	Change
A	May 2010	Non-Confidential	First release
B	November 2010	Non-Confidential	Update for DS-5 version 5.3
C	30 April 2011	Non-Confidential	Update for DSTREAM and RVI v4.2.1
D	29 July 2011	Non-Confidential	Update for DS-5 version 5.6
E	30 September 2011	Non-Confidential	Update for DSTREAM and RVI v4.4, and DS-5 version 5.7
F	29 February 2012	Non-Confidential	Update for DS-5 version 5.9
G	29 July 2012	Non-Confidential	Update for DS-5 version 5.11
H	12 October 2012	Non-Confidential	Update for DS-5 version 5.12
I	20 March 2015	Non-Confidential	Update for DS-5 version 5.21
J	15 July 2015	Non-Confidential	Update for DS-5 version 5.22

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to ARM’s customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow ARM's trademark usage guidelines at <http://www.arm.com/about/trademark-usage-guidelines.php>

Copyright © [2010-2012, 2015], ARM Limited or its affiliates. All rights reserved.

ARM Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Unrestricted Access is an ARM internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Web Address

<http://www.arm.com>

Conformance Notices

This section contains conformance notices.

Federal Communications Commission Notice

This device is test equipment and consequently is exempt from part 15 of the FCC Rules under section 15.103 (c).

Class A

Important: This is a Class A device. In residential areas, this device may cause radio interference. The user should take the necessary precautions, if appropriate.

CE Declaration of Conformity



The system should be powered down when not in use.

It is recommended that ESD precautions be taken when handling DSTREAM, RVI, and RVT equipment.

The DSTREAM, RVI, and RVT modules generate, use, and can radiate radio frequency energy and may cause harmful interference to radio communications. There is no guarantee that interference will not occur in a particular installation. If this equipment causes harmful interference to radio or television reception, which can be determined by turning the equipment off or on, you are encouraged to try to correct the interference by one or more of the following measures:

- ensure attached cables do not lie across the target board
- reorient the receiving antenna
- increase the distance between the equipment and the receiver
- connect the equipment into an outlet on a circuit different from that to which the receiver is connected
- consult the dealer or an experienced radio/TV technician for help

Note

It is recommended that wherever possible shielded interface cables be used.

Contents

ARM® DS-5 ARM DSTREAM System and Interface Design Reference Guide

Preface

<i>About this book</i>	10
------------------------------	----

Chapter 1

ARM DSTREAM System Design Guidelines

1.1 <i>About adaptive clocking to synchronize the JTAG port</i>	1-13
1.2 <i>Reset signals</i>	1-16
1.3 <i>ASIC guidelines</i>	1-18
1.4 <i>PCB guidelines</i>	1-20

Chapter 2

ARM DSTREAM Target Interface Connections

2.1 <i>Signal descriptions</i>	2-23
2.2 <i>Target connectors supported by DSTREAM</i>	2-28
2.3 <i>The Mictor 38 connector pinouts and interface signals</i>	2-29
2.4 <i>The ARM JTAG 20 connector pinouts and interface signals</i>	2-33
2.5 <i>The TI JTAG 14 connector pinouts and interface signals</i>	2-36
2.6 <i>The ARM JTAG 14 connector pinouts and interface signals</i>	2-38
2.7 <i>The CoreSight 10 connector pinouts and interface signals</i>	2-40
2.8 <i>The CoreSight 20 connector pinouts and interface signals</i>	2-42
2.9 <i>The MIPI 34 connector pinouts and interface signals</i>	2-45
2.10 <i>I/O diagrams for the DSTREAM probe connectors</i>	2-49
2.11 <i>Voltage domains of the DSTREAM probe</i>	2-51
2.12 <i>Series termination</i>	2-52

Chapter 3

ARM DSTREAM User I/O Connections

3.1 About the User I/O connector 3-54
3.2 User I/O pin connections 3-55

Chapter 4

Target Board Design for Tracing with ARM DSTREAM

4.1 Overview of high-speed design 4-57
4.2 PCB track impedance 4-58
4.3 Signal requirements 4-59
4.4 Probe modeling 4-60

List of Figures

ARM® DS-5 ARM DSTREAM System and Interface Design Reference Guide

Figure 1-1	Basic JTAG port synchronizer	1-14
Figure 1-2	Timing diagram for the Basic JTAG synchronizer	1-14
Figure 1-3	JTAG port synchronizer for single rising-edge D-type ASIC design rules	1-14
Figure 1-4	Timing diagram for the D-type JTAG synchronizer	1-15
Figure 1-5	Example reset circuit logic	1-17
Figure 1-6	TAP Controllers serially chained within an ASIC	1-18
Figure 1-7	Typical PCB connections	1-20
Figure 1-8	Target interface logic levels	1-21
Figure 2-1	JTAG port timing diagram	2-23
Figure 2-2	Typical SWD connections	2-24
Figure 2-3	SWD timing diagrams	2-25
Figure 2-4	Clock waveforms	2-26
Figure 2-5	Mictor 38 connector pinout	2-29
Figure 2-6	ARM JTAG 20 connector pinout	2-33
Figure 2-7	TI JTAG 14 connector pinout	2-36
Figure 2-8	ARM JTAG 14 connector pinout	2-38
Figure 2-9	CoreSight 10 connector pinout	2-40
Figure 2-10	CoreSight 20 connector pinout	2-42
Figure 2-11	MIPI 34 connector pinout	2-45
Figure 2-12	Input	2-49
Figure 2-13	Output	2-49
Figure 2-14	Input/Output	2-49

Figure 2-15	Reset output	2-49
Figure 2-16	Reset output with feedback	2-49
Figure 2-17	VTRef input	2-50
Figure 2-18	VTRef input (decoupled)	2-50
Figure 2-19	Ground	2-50
Figure 2-20	AC Ground	2-50
Figure 3-1	User I/O pin connections	3-54
Figure 4-1	Track impedance	4-58
Figure 4-2	Data waveforms	4-59

List of Tables

ARM® DS-5 ARM DSTREAM System and Interface Design Reference Guide

Table 2-1	DSTREAM JTAG A timing requirements	2-23
Table 2-2	SWD timing requirements	2-25
Table 2-3	TRACECLK frequencies	2-26
Table 2-4	Mictor 38 interface pinout table	2-30
Table 2-5	Mictor 38 signals	2-31
Table 2-6	ARM JTAG 20 interface pinout table	2-33
Table 2-7	ARM JTAG 20 signals	2-34
Table 2-8	TI JTAG 14 interface pinout table	2-36
Table 2-9	TI JTAG 14 signals	2-37
Table 2-10	ARM JTAG 14 interface pinout table	2-38
Table 2-11	ARM JTAG 14 signals	2-39
Table 2-12	CoreSight 10 interface pinout table	2-40
Table 2-13	CoreSight 10 signals	2-41
Table 2-14	CoreSight 20 interface pinout table	2-43
Table 2-15	CoreSight 20 signals	2-43
Table 2-16	MIPI 34 interface pinout table	2-46
Table 2-17	MIPI 34 signals	2-47
Table 2-18	Typical series terminating resistor values	2-52
Table 3-1	User I/O pin connections	3-55
Table 4-1	Data setup and hold	4-59

Preface

This preface introduces the *ARM® DS-5 ARM DSTREAM System and Interface Design Reference Guide*.

It contains the following:

- [About this book on page 10](#).

About this book

DSTREAM System and Interface Design Reference Guide describes the DSTREAM debug and trace unit, with details about designing ARM® architecture-based ASICs and PCBs. This document is written for those using DSTREAM with DS-5 Debugger, and is available as a PDF.

Using this book

This book is organized into the following chapters:

Chapter 1 ARM DSTREAM System Design Guidelines

This contains information on developing ARM® architecture-based devices and *Printed Circuit Boards* (PCBs) that can be debugged using ARM DSTREAM™.

Chapter 2 ARM DSTREAM Target Interface Connections

This describes the interface connections on the DSTREAM unit.

Chapter 3 ARM DSTREAM User I/O Connections

This describes the additional input and output connections provided in DSTREAM.

Chapter 4 Target Board Design for Tracing with ARM DSTREAM

This describes the properties of a target board that can be connected to the DSTREAM trace feature.

Glossary

The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM meaning differs from the generally accepted meaning.

See the *ARM Glossary* for more information.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

monospace

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

monospace italic

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

monospace bold

Denotes language keywords when used outside example code.

<and>

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

```
MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2>
```

SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the *ARM glossary*. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Feedback

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title.
- The number ARM DUI0499J.
- The page number(s) to which your comments refer.
- A concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.

————— **Note** —————

ARM tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

—————

Other information

- [ARM Information Center](#).
- [ARM Technical Support Knowledge Articles](#).
- [Support and Maintenance](#).
- [ARM Glossary](#).

Chapter 1

ARM DSTREAM System Design Guidelines

This contains information on developing ARM® architecture-based devices and *Printed Circuit Boards* (PCBs) that can be debugged using ARM DSTREAM™.

It contains the following sections:

- *1.1 About adaptive clocking to synchronize the JTAG port* on page 1-13.
- *1.2 Reset signals* on page 1-16.
- *1.3 ASIC guidelines* on page 1-18.
- *1.4 PCB guidelines* on page 1-20.

1.1 About adaptive clocking to synchronize the JTAG port

ARM architecture-based devices that use only hard macrocells, such as ARM7TDMI® and ARM920T, use the standard five-wire JTAG interface. However, some target systems require that JTAG events are synchronized to a clock in the system. The adaptive clocking feature of DSTREAM addresses this requirement.

The standard five-wire JTAG interface comprises the **TCK**, **TMS**, **TDI**, **TDO**, and **nTRST** signals. To ensure a valid JTAG **CLK** setting, systems that require the JTAG events to be synchronized to a clock in the system often support an extra signal (**RTCK**) at the JTAG port:

- An *Application-Specific Integrated Circuit* (ASIC) with single rising-edge D-type design rules, such as one based on an ARM7TDMI-S™ processor.
- A system where scan chains external to the ARM macrocell must meet single rising-edge D-type design rules.

When adaptive clocking is enabled, DSTREAM issues a **TCK** signal and waits for the **RTCK** signal to come back. DSTREAM does not progress to the next **TCK** until **RTCK** is received.

Note

- Adaptive clocking is automatically configured in ARM DS-5™ as required by the target.
- If you use the adaptive clocking feature, transmission delays, gate delays, and synchronization requirements result in a lower maximum clock frequency than with non-adaptive clocking. Do not use adaptive clocking unless it is required by the hardware design.
- If, when autoconfiguring a target, the DSTREAM unit receives pulses on **RTCK** in response to **TCK** it assumes that adaptive clocking is required, and enables adaptive clocking in the target configuration. If the hardware does not require adaptive clocking, the target is driven slower than it could be. You can disable adaptive clocking using controls on the JTAG settings dialog box.
- If adaptive clocking is used, DSTREAM cannot detect the clock speed, and therefore cannot scale its internal timeouts. If the target clock frequency is very slow, a JTAG timeout might occur. This leaves the JTAG in an unknown state, and DSTREAM cannot operate correctly without reconnecting to the processor. JTAG timeouts are enabled by default. You can disable JTAG timeouts by deselecting the option JTAG Timeouts Enabled in the installed Debug Hardware Config utility provided with the DSTREAM unit.

You can use adaptive clocking as an interface to targets with slow or widely varying clock frequency, such as battery-powered equipment that varies its clock speed according to processing demand. In this system, **TCK** might be hundreds of times faster than the system clock, and the debugger loses synchronization with the target system. Adaptive clocking ensures that the JTAG port speed automatically adapts to slow system speed.

The following figure shows a circuit for a basic JTAG port synchronizer.




Figure 1-1 Basic JTAG port synchronizer

The following figure shows a partial timing diagram for the basic JTAG synchronizer. The delay can be reduced by clocking the flip-flops from opposite edges of the system clock, because the second flip-flop only provides better immunity to metastability problems. Even a single flip-flop synchronizer never completely misses **TCK** events, because **RTCK** is part of a feedback loop controlling **TCK**.




Figure 1-2 Timing diagram for the Basic JTAG synchronizer

It is common for an ASIC design flow and its design rules to impose a restriction that all flip-flops in a design are clocked by one edge of a single clock. To interface this to a JTAG port that is completely asynchronous to the system, it is necessary to convert the JTAG **TCK** events into clock enables for this single clock, and to ensure that the JTAG port cannot overrun this synchronization delay.

The following figure shows one possible implementation of this circuit.




Figure 1-3 JTAG port synchronizer for single rising-edge D-type ASIC design rules

The following figure shows a corresponding partial timing diagram, and how **TCKFallingEn** and **TCKRisingEn** are each active for exactly one period of **CLK**. It also shows how these enable signals gate the **RTCK** and **TDO** signals so that they only change state at the edges of **TCK**.




Figure 1-4 Timing diagram for the D-type JTAG synchronizer

Related references

[1.2 Reset signals on page 1-16.](#)

1.2 Reset signals

There are two types of reset signals available on ARM devices. DSTREAM expects these signals to be wired in a certain way.

This section contains the following subsections:

- [1.2.1 ARM reset signals on page 1-16.](#)
- [1.2.2 DSTREAM reset signals on page 1-16.](#)
- [1.2.3 Example reset circuits on page 1-17.](#)

1.2.1 ARM reset signals

All ARM processors have a main processor reset that might be called **nRESET**, **BnRES**, or **HRESET**.

This is asserted by one or more of these conditions:

- Power on.
- Manual push button.
- Remote reset from the debugger (using DSTREAM).
- Watchdog circuit (if appropriate to the application).

Any ARM processor including the JTAG interface has a second reset input called **nTRST** (TAP Reset). This resets the EmbeddedICE logic, the *Test Access Port* (TAP) controller, and the boundary scan cells. It is activated by remote JTAG reset (from DSTREAM).

ARM strongly recommends that both signals are separately available on the JTAG connector. If the **nRESET** and **nTRST** signals are linked together, resetting the system also resets the TAP controller. This means that:

- It is not possible to debug a system from reset, because any breakpoints previously set are lost.
- You might have to start the debug session from the beginning, because DSTREAM might not recover when the TAP controller state is changed.

Related references

[1.2.2 DSTREAM reset signals on page 1-16.](#)

[1.2.3 Example reset circuits on page 1-17.](#)

1.2.2 DSTREAM reset signals

The DSTREAM unit has two reset signals connected to the debug target hardware, **nTRST** and **nSRST**.

What the signals do:

- **nTRST** drives the JTAG **nTRST** signal on the ARM processor. It is an output that is activated whenever the debug software has to re-initialize the debug interface in the target system.
- **nSRST** is a bidirectional signal that both drives and senses the system reset signal on the target. By default, this output is driven LOW by the debugger to re-initialize the target system.

The target hardware must pull the reset lines to their inactive state to assure normal operation when the JTAG interface is disconnected. In the DSTREAM unit, the strong pull-up/pull-down resistance is approximately 33 Ω , and the weak pull-up/pull-down resistance is approximately 4.7k Ω . Because you can select the drive strength for **nTRST** and **nSRST**, target assemblies with a variety of different reset configurations can be supported.

Related references

[1.2.1 ARM reset signals on page 1-16.](#)

[1.2.3 Example reset circuits on page 1-17.](#)

Related information

[Debug hardware Advanced configuration reset options.](#)

1.2.3 Example reset circuits

The diagram shows a typical reset circuit logic for the ARM reset signals and the DSTREAM reset signals.




Figure 1-5 Example reset circuit logic

Related references

- [1.2.1 ARM reset signals on page 1-16.](#)
- [1.2.2 DSTREAM reset signals on page 1-16.](#)

1.3 ASIC guidelines

This provides guidelines for ASIC designs.

This section contains the following subsections:

- [1.3.1 ICs containing multiple devices on page 1-18.](#)
- [1.3.2 Boundary scan test vectors on page 1-19.](#)

1.3.1 ICs containing multiple devices

If your ASIC contains multiple devices that have a JTAG *Test Access Port* (TAP) controller, you must serially chain them so that DSTREAM can communicate with all of them simultaneously. The chaining can either be within the ASIC, or externally.

Note

There is no support in DSTREAM for multiplexing **TCK**, **TMS**, **TDI**, **TDO**, and **RTCK** between a number of different processors.

TAP controllers serially chained within the ASIC

The JTAG standard originally described serially chaining multiple devices on a PCB. This concept can be extended to serially chaining multiple TAP controllers within an ASIC, as shown in the following figure:




Figure 1-6 TAP Controllers serially chained within an ASIC

This configuration does not increase the package pin count. It does increase JTAG propagation delays, but this impact can be small if you put unaddressed TAP controllers into bypass mode.

TAP controllers serially chained externally

You can use separate pins on the ASIC for each JTAG port, and serially chain them externally (for example on the PCB). This configuration can simplify device testing, and gives the greatest flexibility on the PCB. However, this is at the cost of many pins on the device package.

Related concepts

[1.3.2 Boundary scan test vectors on page 1-19.](#)

Related information

CoreSight Technology System Design Guide.

1.3.2 Boundary scan test vectors

If you use the JTAG boundary scan test methodology to apply production test vectors, you might want to have independent external access to each *Test Access Port* (TAP) controller. This avoids the requirement to merge test vectors for more than one block in the device.

One solution to this is to adopt a hybrid, using a pin on the package that switches elements of the device into a test mode. You can use this to break the internal daisy chaining of **TDO** and **TDI** signals, and to multiplex out independent JTAG ports on pins that are used for another purpose during normal operation.

Related concepts

1.3.1 ICs containing multiple devices on page 1-18.

Related information

CoreSight Technology System Design Guide.

1.4 PCB guidelines

This provides PCB guidelines on the physical and electrical connections present on the target board.

This section contains the following subsections:

- [1.4.1 PCB connections on page 1-20.](#)
- [1.4.2 Target interface logic levels on page 1-20.](#)

1.4.1 PCB connections

The diagram shows a typical JTAG connection scheme.




Figure 1-7 Typical PCB connections

Note

- The signals **TDI**, **TMS**, **TCK**, **RTCK** and **TDO** are typically pulled up on the target board to keep them stable when the debug equipment is not connected.
- **DBGRQ** and **DBGACK** are typically pulled down on the target.
- If there is no **RTCK** signal provided on the processor, it can either be pulled to a fixed logic level or connected to the **TCK** signal to provide a direct loop-back.
- All pull-up and pull-down resistors must be in the range 1K-100K Ω .
- The **VTREF** signal is typically connected directly to the VDD rail. If you use a series resistor to protect against short-circuits, it must have a value no greater than 100 Ω .
- To improve signal integrity, it is good practice to provide an impedance matching resistor on the **TDO** and **RTCK** outputs of the processor. The value of these resistors, added to the impedance of the driver must be approximately equal to 50 Ω .

Related references

- [1.3 ASIC guidelines on page 1-18.](#)
- [1.4.2 Target interface logic levels on page 1-20.](#)

1.4.2 Target interface logic levels

DSTREAM is designed to interface with a wide range of target system logic levels. It does this by adapting its output drive and input threshold to a reference voltage supplied by the target system.

VTref feeds the reference voltage to the DSTREAM unit. This voltage is clipped internally at approximately 3.4V, and is used as the output high voltage (**Voh**) for logic 1s (ones) on **TCK**, **TDI**, and **TMS**. 0V is used as the output low voltage for logic 0s (zeroes). The input logic threshold voltage (**Vi(th)**) for the **TDO**, **RTCK**, and **nSRST** inputs is 50% of the **Voh** level, and so is clipped to approximately 1.7V. The relationships of **Voh** and **Vi(th)** to **VTref** are shown in the following figure:




Figure 1-8 Target interface logic levels

DSTREAM can adapt interface levels down to **VTref** of 1.2V.

By default, the **nTRST** and **nSRST** signals are pulled-up by 4.7K resistors within DSTREAM and driven (strong) low during resets. This allows the reset signals to be driven by other open-drain devices or switches on the target board. The polarity and high/low drive strengths can be configured within the software.

The input and output characteristics of the DSTREAM unit are compatible with logic levels from TTL-compatible, or CMOS logic in target systems. When assessing compatibility with other logic systems, the output impedance of all signals is approximately 50Ω.

Related references

[1.3 ASIC guidelines on page 1-18.](#)

[1.4.1 PCB connections on page 1-20.](#)

Chapter 2

ARM DSTREAM Target Interface Connections

This describes the interface connections on the DSTREAM unit.

It contains the following sections:

- [2.1 Signal descriptions on page 2-23.](#)
- [2.2 Target connectors supported by DSTREAM on page 2-28.](#)
- [2.3 The Mictor 38 connector pinouts and interface signals on page 2-29.](#)
- [2.4 The ARM JTAG 20 connector pinouts and interface signals on page 2-33.](#)
- [2.5 The TI JTAG 14 connector pinouts and interface signals on page 2-36.](#)
- [2.6 The ARM JTAG 14 connector pinouts and interface signals on page 2-38.](#)
- [2.7 The CoreSight 10 connector pinouts and interface signals on page 2-40.](#)
- [2.8 The CoreSight 20 connector pinouts and interface signals on page 2-42.](#)
- [2.9 The MIPI 34 connector pinouts and interface signals on page 2-45.](#)
- [2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)
- [2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)
- [2.12 Series termination on page 2-52.](#)

2.1 Signal descriptions

This provides signal descriptions for JTAG, Serial Wire Debug, and trace.

This section contains the following subsections:

- [2.1.1 JTAG port timing characteristics on page 2-23.](#)
- [2.1.2 Serial Wire Debug on page 2-24.](#)
- [2.1.3 About trace signals on page 2-26.](#)

2.1.1 JTAG port timing characteristics

You must consider the timing characteristics of a DSTREAM unit if you design a target device or board and want to be able to connect DSTREAM at a particular **TCK** frequency. The characteristics relate to the DSTREAM hardware. You must consider them in parallel with the characteristics of your target.

The following figure shows the JTAG port timing and parameters:




Figure 2-1 JTAG port timing diagram

In a JTAG device that fully complies to IEEE1149.1-2001, **TDI** and **TMS** are sampled on the rising edge of **TCK**, and **TDO** changes on the falling edge of **TCK**. To take advantage of these properties, DSTREAM samples **TDO** on the rising edge of **TCK** and changes its **TDI** and **TMS** signals on the falling edge of **TCK**. This means that with a fully compliant target, issues with minimum setup and hold times can always be resolved by decreasing the **TCK** frequency, because this increases the separation between signals changing and being sampled.

————— **Note** —————

There are no separate timing requirements for adaptive clocking mode, because the minimum T_{bsch} and T_{bscl} times are identical and are the same as for non-adaptive clocking. T_{bsis} and T_{bsih} are relative to **RTCK** rising, and not **TCK** rising, because **RTCK** samples **TDO** in adaptive clocking mode.

The only real timing difference is that in adaptive mode, DSTREAM samples **TDO** on the rising edge of **RTCK** and not **TCK**, so **TDO** timing is relative to **RTCK**.

The following table shows the timing requirements for the JTAG signals on the DSTREAM probe:

Table 2-1 DSTREAM JTAG A timing requirements

Parameter	Min	Max	Description
T_{bscl}	50ns	500 μ s	TCK LOW period
T_{bsch}	50ns	500 μ s	TCK HIGH period
T_{bsod}	-	6.0ns	TDI and TMS valid from TCK (falling)
T_{bsis}	15.0ns	-	TDO setup to TCK (rising)
T_{bsih}	6.0ns	-	TDO hold from TCK (rising)

Note

- The debug software enables you to change the **TCK** frequency. The **TCK** LOW:HIGH mark-space ratio is always 50:50. The other parameters must be considered with the specific values of T_{bscl} and T_{bsch} that you have chosen. The default values for an autoconfigured single-TAP system are, nominally, $T_{bscl}=50ns$ and $T_{bsch}=50ns$.
- T_{bsod} is the maximum delay between the falling edge of **TCK** and valid levels on the **TDI** and **TMS** DSTREAM output signals. The target samples these signals on the following rising edge of **TCK** and so the minimum setup time for the target, relative to the rising edge of **TCK**, is $T_{bscl}-T_{bsod}$.
- T_{bsis} is the minimum setup time for the **TDO** input signal, relative to the rising edge of **TCK** when DSTREAM samples this signal. The target changes its **TDO** value on the previous falling edge of **TCK** and so the maximum time for the target **TDO** level to become valid, relative to the falling edge of **TCK**, is $T_{bscl}-T_{bsis}$.

Related concepts

[2.1.3 About trace signals on page 2-26.](#)

Related references

[2.1 Signal descriptions on page 2-23.](#)

[2.1.2 Serial Wire Debug on page 2-24.](#)

2.1.2 Serial Wire Debug

This describes the *Serial Wire Debug* (SWD) connection to the *Debug Access Port* (DAP).

SWD connections

The diagram shows a typical *Serial Wire Debug* (SWD) connection scheme.




Figure 2-2 Typical SWD connections

Note

- The **SWDIO**, **SWCLK** and **SWO** signals are typically pulled up on the target to keep them stable when the debug equipment is not connected.
- All pull-up resistors must be in the range 1K-100KΩ.

- The **VTREF** signal is typically connected directly to the VDD rail. If you use a series resistor to protect against short-circuits, it must have a value no greater than 100Ω.
- To improve signal integrity, it is good practice to provide an impedance matching resistor on the **SWDIO** and **SWO** outputs of the processor. The value of these resistors, added to the impedance of the driver must be approximately equal to 50Ω.

Related concepts

[2.1.1 JTAG port timing characteristics on page 2-23.](#)

[SWD timing requirements on page 2-25.](#)

[2.1.3 About trace signals on page 2-26.](#)

Related references

[2.1.2 Serial Wire Debug on page 2-24.](#)

SWD timing requirements

The SWD interface uses only two lines, SWDIO and SWDCLK.

For clarity, the diagrams shown in the following figure separate the SWDIO line to show when it is driven by either the DSTREAM probe or target:




Figure 2-3 SWD timing diagrams

The probe writes data to SWDIO on the falling edge of SWDCLK. The probe reads data from SWDIO on the rising edge of SWDCLK. The target writes data to SWDIO on the rising edge of SWDCLK. The target reads data from SWDIO on the rising edge of SWDCLK.

The following table shows the timing requirements for the *Serial Wire Debug* (SWD):

Table 2-2 SWD timing requirements

Parameter	Min	Max	Description
T_{high}	10ns	500μs	SWDCLK HIGH period
T_{low}	10ns	500μs	SWDCLK LOW period
T_{os}	-5ns	5ns	SWDIO Output skew to falling edge SWDCLK
T_{is}	4ns	-	Input Setup time required between SWDIO and rising edge SWDCLK
T_{ih}	1ns	-	Input Hold time required between SWDIO and rising edge SWDCLK

Related concepts

[2.1.1 JTAG port timing characteristics on page 2-23.](#)

[2.1.3 About trace signals on page 2-26.](#)

Related references

[2.1.2 Serial Wire Debug on page 2-24.](#)

[SWD connections on page 2-24.](#)

2.1.3 About trace signals

Data transfer is synchronized by the **TRACECLK** signal.

Clock frequency

For capturing trace port signals synchronous to **TRACECLK**, the DSTREAM trace feature supports up to 600Mbps per trace signal using DDR clocking mode, or up to 480Mbps using SDR clocking mode. The following figure and table describe the timing for **TRACECLK**:




Figure 2-4 Clock waveforms

Table 2-3 TRACECLK frequencies

Parameter	DSTREAM	Description
T_{period} (min)	2.08ns	Clock period
T_{wh} (min)	1.0ns	High pulse width
T_{wl} (min)	1.0ns	Low pulse width

Switching thresholds

The trace probe detects the target signaling reference voltage (V_{Tref}) and automatically adjusts its switching thresholds to $V_{Tref}/2$. For example, on a 3.3 volt target system, the switching thresholds are set to 1.65 volts.

Hot-plugging

If you power-up the DSTREAM unit when it is plugged into an unpowered target, or if you plug an unpowered DSTREAM unit into a powered target, trace functionality is not damaged.

If you connect an unpowered DSTREAM unit to a powered target, there is a maximum leakage current into the DSTREAM unit of $\pm 10\mu A$ on any of the debug or trace signals.

Related concepts

[2.1.1 JTAG port timing characteristics on page 2-23.](#)

Related references

[1.4.2 Target interface logic levels on page 1-20.](#)

2.1 Signal descriptions on page 2-23.

2.1.2 Serial Wire Debug on page 2-24.

Related information

ETMv1 and ETMv3 architecture pinouts.

2.2 Target connectors supported by DSTREAM

The DSTREAM unit supports a number of different target connectors.

The supported target connectors are:

- Mictor.
- ARM JTAG 20.
- TI JTAG 14.
- ARM JTAG 14.
- CoreSight 10.
- CoreSight 20.
- MIPI 34.

Related concepts

2.3 The Mictor 38 connector pinouts and interface signals on page 2-29.

2.4 The ARM JTAG 20 connector pinouts and interface signals on page 2-33.

2.5 The TI JTAG 14 connector pinouts and interface signals on page 2-36.

2.6 The ARM JTAG 14 connector pinouts and interface signals on page 2-38.

2.7 The CoreSight 10 connector pinouts and interface signals on page 2-40.

2.8 The CoreSight 20 connector pinouts and interface signals on page 2-42.

2.9 The MIPI 34 connector pinouts and interface signals on page 2-45.

2.3 The Mictor 38 connector pinouts and interface signals

This describes the Mictor 38 connector.

This section contains the following subsections:

- [2.3.1 About the Mictor 38 connector on page 2-29.](#)
- [2.3.2 Mictor 38 pinouts on page 2-30.](#)
- [2.3.3 Mictor 38 interface signals on page 2-31.](#)

2.3.1 About the Mictor 38 connector

The Mictor 38 connector is intended for high-speed trace capture of up to 16 bits of trace data and status/sync signals. You can also use it to connect to the debug signals of the target.

————— **Note** —————

This connector supports only one voltage domain. If the trace and debug signals of the target system use different logic levels, the target must be designed to use a separate debug connector. If a separate connector is used for the debug signals, the unused debug pins of the Mictor 38 connector can be left open circuit.

The central earthing strip on the connector provides signal ground. This strip has five through-hole pins, and to achieve reliable trace operation these pins must be soldered directly to the ground plane of the target board.

The following figure shows the Mictor 38 connector pinout:




Figure 2-5 Mictor 38 connector pinout

Because of the Mictor cable construction, the signals on the probe itself are column-reversed (1-37, 37-1, 2-38, 38-2, and so on). Only take this into account if testing signals at the probe.

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

[2.2 Target connectors supported by DSTREAM on page 2-28.](#)

[2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)

[2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)

[2.3.2 Mictor 38 pinouts on page 2-30.](#)

[2.3.3 Mictor 38 interface signals on page 2-31.](#)

Related information

[ETMv1 and ETMv3 architecture pinouts.](#)

2.3.2 Mictor 38 pinouts

The table shows the Mictor 38 pinouts as used on the target board.

Table 2-4 Mictor 38 interface pinout table

Pin	ETMv3/TPIU	ETMv2	ETMv1	I/O diagram	Voltage domain
1	NC	NC	NC	NA	NA
2	NC	NC	NC	NA	NA
3	NC	NC	NC	NA	NA
4	NC	NC	NC	NA	NA
5	GND	GND	GND	H	NA
6	TRACECLK	TRACECLK	TRACECLK	A	B
7	DBGRQ	DBGRQ	DBGRQ	B	B
8	DBGACK	DBGACK	DBGACK	A	B
9	nSRST	nSRST	nSRST	E	B
10	EXTTRIG	EXTTRIG	EXTTRIG	B	B
11	TDO	TDO	TDO	A	B
12	VTREF	VTREF	VTREF	F	B
13	RTCK	RTCK	RTCK	B	B
14	VSUPPLY	VSUPPLY	VSUPPLY	Reserved	NA
15	TCK	TCK	TCK	B	B
16	TRACEDATA[7]	TRACEPKT[7]	TRACEPKT[7]	A	B
17	TMS	TMS	TMS	B	B
18	TRACEDATA[6]	TRACEPKT[6]	TRACEPKT[6]	A	B
19	TDI	TDI	TDI	B	B
20	TRACEDATA[5]	TRACEPKT[5]	TRACEPKT[5]	A	B
21	nTRST	nTRST	nTRST	D	B
22	TRACEDATA[4]	TRACEPKT[4]	TRACEPKT[4]	A	B
23	TRACEDATA[15]	TRACEPKT[15]	TRACEPKT[15]	A	B

Table 2-4 Mictor 38 interface pinout table (continued)

Pin	ETMv3/TPIU	ETMv2	ETMv1	I/O diagram	Voltage domain
24	TRACEDATA[3]	TRACEPKT[3]	TRACEPKT[3]	A	B
25	TRACEDATA[14]	TRACEPKT[14]	TRACEPKT[14]	A	B
26	TRACEDATA[2]	TRACEPKT[2]	TRACEPKT[2]	A	B
27	TRACEDATA[13]	TRACEPKT[13]	TRACEPKT[13]	A	B
28	TRACEDATA[1]	TRACEPKT[1]	TRACEPKT[1]	A	B
29	TRACEDATA[12]	TRACEPKT[12]	TRACEPKT[12]	A	B
30	Logic 0	TRACEPKT[0]	TRACEPKT[0]	A	B
31	TRACEDATA[11]	TRACEPKT[11]	TRACEPKT[11]	A	B
32	Logic 0	PIPESTAT[3]	TRACESYNC	A	B
33	TRACEDATA[10]	TRACEPKT[10]		A	B
34	Logic 1	PIPESTAT[2]	PIPESTAT[2]	A	B
35	TRACEDATA[9]	TRACEPKT[9]	TRACEPKT[9]	A	B
36	TRACECTL	PIPESTAT[1]	PIPESTAT[1]	A	B
37	TRACEDATA[8]	TRACEPKT[8]	TRACEPKT[8]	A	B
38	TRACEDATA[0]	PIPESTAT[0]	PIPESTAT[0]	A	B

2.3.3 Mictor 38 interface signals

The table describes the signals on the Mictor 38 interface.

Table 2-5 Mictor 38 signals

Signal	I/O	Description
TRACEPKT , TRACEDATA , PIPESTAT , TRACESYNC , TRACECTL	Input	These pins provide DSTREAM with ETM/TPIU trace data in the various formats shown above. You are advised to series terminate these signals close to the target processor.
TRACECLK	Input	The Trace Clock pin provides DSTREAM with the clock signal necessary to sample all of the trace data signals above. You are advised to series terminate TRACECLK close to the target processor.
TDI	Output	The Test Data In pin provides serial data to the target during debugging. TDI can be pulled HIGH on the target.
TDO	Input	The Test Data Out pin receives serial data from the target during debugging. You are advised to series terminate TDO close to the target processor. TDO is typically pulled HIGH on the target.
TMS	Output	The Test Mode Select pin sets the state of the <i>Test Access Port</i> (TAP) controller on the target. TMS can be pulled HIGH on the target to keep the TAP controller inactive when not in use.
TCK	Output	The Test Clock pin clocks data into the TDI and TMS inputs of the target. TCK is typically pulled HIGH on the target.
RTCK	Input	The Return Test Clock pin echos the test clock signal back to DSTREAM for use with adaptive mode clocking. If RTCK is generated by the target processor, you are advised to series terminate it. RTCK can be pulled HIGH or LOW on the target when not in use.

Table 2-5 Mictor 38 signals (continued)

Signal	I/O	Description
nTRST	Output	The Test Reset pin resets the TAP controller of the processor to allow debugging to take place. nTRST is typically pulled HIGH on the target and pulled strong-LOW by DSTREAM to initiate a reset. The polarity and strength of nTRST is configurable.
nSRST	Input/ Output	The System Reset pin fully resets the target. This signal can be initiated by DSTREAM or by the target board (which is then detected by DSTREAM). nSRST is typically pulled HIGH on the target and pulled strong-LOW to initiate a reset. The polarity and strength of nSRST is configurable.
DBGREQ	Output	The Debug Request pin stops the target processor and puts it into debug state. DBGREQ is rarely used by current systems and is usually pulled LOW on the target.
DBGACK	Input	The Debug Acknowledge pin notifies DSTREAM that a debug request has been received and the target processor is now in debug state. DBGACK is rarely used by current systems and is usually pulled LOW on the target.
VTREF	Input	The Voltage Target Reference pin supplies DSTREAM with the debug rail voltage of the target to match its I/O logic levels. VTREF can be tied HIGH on the target. If VTREF is pulled HIGH by a resistor, its value must be no greater than 100Ω.
VSUPPLY	-	The Voltage Supply pin is not used by DSTREAM and must be left unconnected.
GND	-	Ground.

2.4 The ARM JTAG 20 connector pinouts and interface signals

This describes the ARM JTAG 20 connector.

This section contains the following subsections:

- [2.4.1 About the ARM JTAG 20 connector on page 2-33.](#)
- [2.4.2 ARM JTAG 20 pinouts on page 2-33.](#)
- [2.4.3 ARM JTAG 20 interface signals on page 2-34.](#)

2.4.1 About the ARM JTAG 20 connector

The ARM JTAG 20 connector is a 20-way 2.54mm pitch connector. You can use it in either standard JTAG (IEEE 1149.1) mode or *Serial Wire Debug* (SWD) mode.

The following figure shows the ARM JTAG 20 connector pinout:




Figure 2-6 ARM JTAG 20 connector pinout

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

- [2.2 Target connectors supported by DSTREAM on page 2-28.](#)
- [2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)
- [2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)
- [2.4.2 ARM JTAG 20 pinouts on page 2-33.](#)
- [2.4.3 ARM JTAG 20 interface signals on page 2-34.](#)

Related information

[ETMv1 and ETMv3 architecture pinouts.](#)

2.4.2 ARM JTAG 20 pinouts

The table shows the ARM JTAG 20 pinouts as used on the target board.

Table 2-6 ARM JTAG 20 interface pinout table

Pin	Signal name	I/O diagram	Voltage domain
1	VTREF	F	A
2	NC	NA	NA
3	nTRST	D	A
4	GND	H	NA
5	TDI	B	A

Table 2-6 ARM JTAG 20 interface pinout table (continued)

Pin	Signal name	I/O diagram	Voltage domain
6	GND	H	NA
7	TMS/SWDIO	B/C	A
8	GND	H	NA
9	TCK/SWCLK	B	A
10	GND	H	NA
11	RTCK	A	A
12	GND	H	NA
13	TDO/SWO	A	A
14	GND	H	NA
15	nSRST	E	A
16	GND	H	NA
17	DBGQR	B	A
18	GND	H	NA
19	DBGACK	A	A
20	GND	H	NA

2.4.3 ARM JTAG 20 interface signals

The table describes the signals on the ARM JTAG 20 interface.

Table 2-7 ARM JTAG 20 signals

Signal	I/O	Description
TDI	Output	The Test Data In pin provides serial data to the target during debugging. TDI can be pulled HIGH on the target.
TDO	Input	The Test Data Out pin receives serial data from the target during debugging. You are advised to series terminate TDO close to the target processor. TDO is typically pulled HIGH on the target.
TMS	Output	The Test Mode Select pin sets the state of the <i>Test Access Port</i> (TAP) controller on the target. TMS can be pulled HIGH on the target to keep the TAP controller inactive when not in use.
TCK	Output	The Test Clock pin clocks data into the TDI and TMS inputs of the target. TCK is typically pulled HIGH on the target.
RTCK	Input	The Return Test Clock pin echos the test clock signal back to DSTREAM for use with adaptive mode clocking. If RTCK is generated by the target processor, you are advised to series terminate it. RTCK can be pulled HIGH or LOW on the target when not in use.
nTRST	Output	The Test Reset pin resets the TAP controller of the processor to allow debugging to take place. nTRST is typically pulled HIGH on the target and pulled strong-LOW by DSTREAM to initiate a reset. The polarity and strength of nTRST is configurable.
nSRST	Input/ Output	The System Reset pin fully resets the target. This signal can be initiated by DSTREAM or by the target board (which is then detected by DSTREAM). nSRST is typically pulled HIGH on the target and pulled strong-LOW to initiate a reset. The polarity and strength of nSRST is configurable.

Table 2-7 ARM JTAG 20 signals (continued)

Signal	I/O	Description
DBGREQ	Output	The Debug Request pin stops the target processor and puts it into debug state. DBGREQ is rarely used by current systems and is usually pulled LOW on the target.
DBGACK	Input	The Debug Acknowledge pin notifies DSTREAM that a debug request has been received and the target processor is now in debug state. DBGACK is rarely used by current systems and is usually pulled LOW on the target.
SWDIO (SWD mode)	Input/ Output	The Serial Wire Data I/O pin sends and receives serial data to and from the target during debugging. You are advised to series terminate SWDIO close to the target processor.
SWCLK (SWD mode)	Output	The Serial Wire Clock pin clocks data into and out of the target during debugging.
SWO (SWD mode)	Input	The Serial Wire Output pin provides trace data to DSTREAM. You are advised to series terminate SWO close to the target processor.
VTREF	Input	The Voltage Target Reference pin supplies DSTREAM with the debug rail voltage of the target to match its I/O logic levels. VTREF can be tied HIGH on the target. If VTREF is pulled HIGH by a resistor, its value must be no greater than 100Ω.
GND	-	Ground.

2.5 The TI JTAG 14 connector pinouts and interface signals

This describes the TI JTAG 14 connector.

This section contains the following subsections:

- [2.5.1 About the TI JTAG 14 connector on page 2-36.](#)
- [2.5.2 TI JTAG 14 pinouts on page 2-36.](#)
- [2.5.3 TI JTAG 14 interface signals on page 2-37.](#)

2.5.1 About the TI JTAG 14 connector

You can use the TI JTAG 14 connector in either standard JTAG (IEEE 1149.1) mode or *Serial Wire Debug* (SWD) mode.

The following figure shows the TI JTAG 14 connector pinout:




Figure 2-7 TI JTAG 14 connector pinout

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

- [2.2 Target connectors supported by DSTREAM on page 2-28.](#)
- [2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)
- [2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)
- [2.5.2 TI JTAG 14 pinouts on page 2-36.](#)
- [2.5.3 TI JTAG 14 interface signals on page 2-37.](#)

Related information

[ETMv1 and ETMv3 architecture pinouts.](#)

2.5.2 TI JTAG 14 pinouts

The table shows the TI JTAG 14 pinouts as used on the target board.

Table 2-8 TI JTAG 14 interface pinout table

Pin	Signal name	I/O diagram	Voltage domain
1	TMS/SWDIO	B	A
2	nTRST	D	A
3	TDI	B	A
4	GND	H	NA
5	VTREF	F	A
6	NC	I	NA
7	TDO/SWO	A	A

Table 2-8 TI JTAG 14 interface pinout table (continued)

Pin	Signal name	I/O diagram	Voltage domain
8	GND	H	NA
9	RTCK	A	A
10	GND	H	NA
11	TCK/SWCLK	B	A
12	GND	H	NA
13	EMU0	B	A
14	EMU1	A	A

2.5.3 TI JTAG 14 interface signals

The table describes the signals on the TI JTAG 14 interface.

Table 2-9 TI JTAG 14 signals

Signal	I/O	Description
TDI	Output	The Test Data In pin provides serial data to the target during debugging. TDI can be pulled HIGH on the target.
TDO	Input	The Test Data Out pin receives serial data from the target during debugging. You are advised to series terminate TDO close to the target processor. TDO is typically pulled HIGH on the target.
TMS	Output	The Test Mode Select pin sets the state of the <i>Test Access Port</i> (TAP) controller on the target. TMS can be pulled HIGH on the target to keep the TAP controller inactive when not in use.
TCK	Output	The Test Clock pin clocks data into the TDI and TMS inputs of the target. TCK is typically pulled HIGH on the target.
RTCK	Input	The Return Test Clock pin echos the test clock signal back to DSTREAM for use with adaptive mode clocking. If RTCK is generated by the target processor, you are advised to series terminate it. RTCK can be pulled HIGH or LOW on the target when not in use.
nTRST	Output	The Test Reset pin resets the TAP controller of the processor to allow debugging to take place. nTRST is typically pulled HIGH on the target and pulled strong-LOW by DSTREAM to initiate a reset. The polarity and strength of nTRST is configurable.
EMU0	-	The EMU0 pin is a general I/O pin but is not currently supported by DSTREAM. EMU0 can be pulled high, low or be left open-circuit on the target.
EMU1	-	The EMU1 pin is a general I/O pin but is not currently supported by DSTREAM. EMU0 can be pulled high, low or be left open-circuit on the target.
SWDIO (SWD mode)	Input/ Output	The Serial Wire Data I/O pin sends and receives serial data to and from the target during debugging. You are advised to series terminate SWDIO close to the target processor.
SWCLK (SWD mode)	Output	The Serial Wire Clock pin clocks data into and out of the target during debugging.
SWO (SWD mode)	Input	The Serial Wire Output pin provides trace data to DSTREAM. You are advised to series terminate SWO close to the target processor.
VTREF	Input	The Voltage Target Reference pin supplies DSTREAM with the debug rail voltage of the target to match its I/O logic levels. VTREF can be tied HIGH on the target. If VTREF is pulled HIGH by a resistor, its value must be no greater than 100Ω.
GND	-	Ground.

2.6 The ARM JTAG 14 connector pinouts and interface signals

This describes the ARM JTAG 14 connector.

This section contains the following subsections:

- [2.6.1 About the ARM JTAG 14 connector on page 2-38.](#)
- [2.6.2 ARM JTAG 14 pinouts on page 2-38.](#)
- [2.6.3 ARM JTAG 14 interface signals on page 2-39.](#)

2.6.1 About the ARM JTAG 14 connector

You can use the ARM JTAG 14 connector in either standard JTAG (IEEE 1149.1) mode or *Serial Wire Debug* (SWD) mode.

The following figure shows the ARM JTAG 14 connector pinout:




Figure 2-8 ARM JTAG 14 connector pinout

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

[2.2 Target connectors supported by DSTREAM on page 2-28.](#)

[2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)

[2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)

[2.6.2 ARM JTAG 14 pinouts on page 2-38.](#)

[2.6.3 ARM JTAG 14 interface signals on page 2-39.](#)

Related information

[ETMv1 and ETMv3 architecture pinouts.](#)

2.6.2 ARM JTAG 14 pinouts

The table shows the ARM JTAG 14 pinouts as used on the target board.

Table 2-10 ARM JTAG 14 interface pinout table

Pin	Signal name	I/O diagram	Voltage domain
1	NC	NA	NA
2	GND	H	NA
3	nTRST	D	A
4	GND	H	NA
5	TDI	B	A
6	GND	H	NA
7	TMS/SWDIO	B	A

Table 2-10 ARM JTAG 14 interface pinout table (continued)

Pin	Signal name	I/O diagram	Voltage domain
8	GND	H	NA
9	TCK/SWCLK	B	A
10	GND	H	NA
11	TDO/SWO	A	A
12	nSRST	E	A
13	VTREF	F	A
14	GND	H	NA

2.6.3 ARM JTAG 14 interface signals

The table describes the signals on the ARM JTAG 14 interface.

Table 2-11 ARM JTAG 14 signals

Signal	I/O	Description
TDI	Output	The Test Data In pin provides serial data to the target during debugging. TDI can be pulled HIGH on the target.
TDO	Input	The Test Data Out pin receives serial data from the target during debugging. You are advised to series terminate TDO close to the target processor. TDO is typically pulled HIGH on the target.
TMS	Output	The Test Mode Select pin sets the state of the <i>Test Access Port</i> (TAP) controller on the target. TMS can be pulled HIGH on the target to keep the TAP controller inactive when not in use.
TCK	Output	The Test Clock pin clocks data into the TDI and TMS inputs of the target. TCK is typically pulled HIGH on the target.
nTRST	Output	The Test Reset pin resets the TAP controller of the processor to allow debugging to take place. nTRST is typically pulled HIGH on the target and pulled strong-LOW by DSTREAM to initiate a reset. The polarity and strength of nTRST is configurable.
nSRST	Input/ Output	The System Reset pin fully resets the target. This signal can be initiated by DSTREAM or by the target board (which is then detected by DSTREAM). nSRST is typically pulled HIGH on the target and pulled strong-LOW to initiate a reset. The polarity and strength of nSRST is configurable.
SWDIO (SWD mode)	Input/ Output	The Serial Wire Data I/O pin sends and receives serial data to and from the target during debugging. You are advised to series terminate SWDIO close to the target processor.
SWCLK (SWD mode)	Output	The Serial Wire Clock pin clocks data into and out of the target during debugging.
SWO (SWD mode)	Input	The Serial Wire Output pin provides trace data to DSTREAM. You are advised to series terminate SWO close to the target processor.
VTREF	Input	The Voltage Target Reference pin supplies DSTREAM with the debug rail voltage of the target to match its I/O logic levels. VTREF can be tied HIGH on the target. If VTREF is pulled HIGH by a resistor, its value must be no greater than 100Ω.
GND	-	Ground.

2.7 The CoreSight 10 connector pinouts and interface signals

This describes the CoreSight 10 connector.

This section contains the following subsections:

- [2.7.1 About the CoreSight 10 connector on page 2-40.](#)
- [2.7.2 CoreSight 10 pinouts on page 2-40.](#)
- [2.7.3 CoreSight 10 interface signals on page 2-41.](#)

2.7.1 About the CoreSight 10 connector

You can use the CoreSight 10 connector in either standard JTAG (IEEE 1149.1) mode or *Serial Wire Debug* (SWD) mode.

The following figure shows the CoreSight 10 connector pinout:




Figure 2-9 CoreSight 10 connector pinout

————— **Note** —————

A polarizing key is fitted only at the target end of the cable.

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

- [2.2 Target connectors supported by DSTREAM on page 2-28.](#)
- [2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)
- [2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)
- [2.7.2 CoreSight 10 pinouts on page 2-40.](#)
- [2.7.3 CoreSight 10 interface signals on page 2-41.](#)

Related information

[ETMv1 and ETMv3 architecture pinouts.](#)

2.7.2 CoreSight 10 pinouts

The table shows the CoreSight 10 pinouts as used on the target board.

Table 2-12 CoreSight 10 interface pinout table

Pin	Signal name	I/O diagram	Voltage domain
1	VTREF	G	A
2	TMS/SWDIO	B/C	A
3	GND	H	NA
4	TCK/SWCLK	B	A

Table 2-12 CoreSight 10 interface pinout table (continued)

Pin	Signal name	I/O diagram	Voltage domain
5	GND	H	NA
6	TDO/SWO	A	A
7	KEY (NC)	NA	NA
8	TDI	B	A
9	GND	H	NA
10	nSRST	E	A

2.7.3 CoreSight 10 interface signals

The table describes the signals on the CoreSight 10 interface.

Table 2-13 CoreSight 10 signals

Signal	I/O	Description
TDI	Output	The Test Data In pin provides serial data to the target during debugging. TDI can be pulled HIGH on the target.
TDO	Input	The Test Data Out pin receives serial data from the target during debugging. You are advised to series terminate TDO close to the target processor. TDO is typically pulled HIGH on the target.
TMS	Output	The Test Mode Select pin sets the state of the <i>Test Access Port</i> (TAP) controller on the target. TMS can be pulled HIGH on the target to keep the TAP controller inactive when not in use.
TCK	Output	The Test Clock pin clocks data into the TDI and TMS inputs of the target. TCK is typically pulled HIGH on the target.
nSRST	Input/ Output	The System Reset pin fully resets the target. This signal can be initiated by DSTREAM or by the target board (which is then detected by DSTREAM). nSRST is typically pulled HIGH on the target and pulled strong-LOW to initiate a reset. The polarity and strength of nSRST is configurable.
SWDIO (SWD mode)	Input/ Output	The Serial Wire Data I/O pin sends and receives serial data to and from the target during debugging. You are advised to series terminate SWDIO close to the target processor.
SWCLK (SWD mode)	Output	The Serial Wire Clock pin clocks data into and out of the target during debugging.
SWO (SWD mode)	Input	The Serial Wire Output pin provides trace data to DSTREAM. You are advised to series terminate SWO close to the target processor.
VTREF	Input	The Voltage Target Reference pin supplies DSTREAM with the debug rail voltage of the target to match its I/O logic levels. VTREF can be tied HIGH on the target. If VTREF is pulled HIGH by a resistor, its value must be no greater than 100Ω.
GND	-	Ground.
KEY	-	This pin must not be present on the target connector.

2.8 The CoreSight 20 connector pinouts and interface signals

This describes the CoreSight 20 connector.

This section contains the following subsections:

- [2.8.1 About the CoreSight 20 connector on page 2-42.](#)
- [2.8.2 CoreSight 20 pinouts on page 2-42.](#)
- [2.8.3 CoreSight 20 interface signals on page 2-43.](#)

2.8.1 About the CoreSight 20 connector

You can use the CoreSight 20 connector in either standard JTAG (IEEE 1149.1) mode or *Serial Wire Debug* (SWD) mode. It can also optionally capture up to 4 bits of parallel trace in *Trace Port Interface Unit* (TPIU) continuous mode.

When this connector is configured to be a parallel trace source, pins 12 to 20 switch to their alternate trace functions.

The following figure shows the CoreSight 20 connector pinout:




Figure 2-10 CoreSight 20 connector pinout

Note

A polarizing key is fitted only at the target end of the cable.

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

- [2.2 Target connectors supported by DSTREAM on page 2-28.](#)
- [2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)
- [2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)
- [2.8.2 CoreSight 20 pinouts on page 2-42.](#)
- [2.8.3 CoreSight 20 interface signals on page 2-43.](#)

Related information

[ETMv1 and ETMv3 architecture pinouts.](#)

2.8.2 CoreSight 20 pinouts

The table shows the CoreSight 20 pinouts as used on the target board.

Table 2-14 CoreSight 20 interface pinout table

Pin	Signal name	I/O diagram	Voltage domain
1	VTREF	G	A
2	TMS/SWDIO	B/C	A
3	GND	H	NA
4	TCK/SWCLK	B	A
5	GND	H	NA
6	TDO/SWO	A	A
7	KEY (NC)	NA	NA
8	TDI	B	A
9	GND	H	NA
10	nSRST	E	A
11	NC	I	NA
12	RTCK/TRACECLK	A	A
13	NC	I	NA
14	SWO/TraceD0	E	A
15	GND	H	NA
16	nTRST/TraceD1	E	A
17	GND	H	NA
18	DBGQR/TraceD2	A	A
19	GND	H	NA
20	DBGACK /TraceD3	A	A

2.8.3 CoreSight 20 interface signals

The table describes the signals on the CoreSight 20 interface.

Table 2-15 CoreSight 20 signals

Signal	I/O	Description
TDI	Output	The Test Data In pin provides serial data to the target during debugging. TDI can be pulled HIGH on the target.
TDO	Input	The Test Data Out pin receives serial data from the target during debugging. You are advised to series terminate TDO close to the target processor. TDO is typically pulled HIGH on the target.
TMS	Output	The Test Mode Select pin sets the state of the <i>Test Access Port</i> (TAP) controller on the target. TMS can be pulled HIGH on the target to keep the TAP controller inactive when not in use.
TCK	Output	The Test Clock pin clocks data into the TDI and TMS inputs of the target. TCK is typically pulled HIGH on the target.
RTCK	Input	The Return Test Clock pin echos the test clock signal back to DSTREAM for use with adaptive mode clocking. If RTCK is generated by the target processor, you are advised to series terminate it. RTCK can be pulled HIGH or LOW on the target when not in use.

Table 2-15 CoreSight 20 signals (continued)

Signal	I/O	Description
nTRST	Output	The Test Reset pin resets the TAP controller of the processor to allow debugging to take place. nTRST is typically pulled HIGH on the target and pulled strong-LOW by DSTREAM to initiate a reset. The polarity and strength of nTRST is configurable.
nSRST	Input/ Output	The System Reset pin fully resets the target. This signal can be initiated by DSTREAM or by the target board (which is then detected by DSTREAM). nSRST is typically pulled HIGH on the target and pulled strong-LOW to initiate a reset. The polarity and strength of nSRST is configurable.
DBGREQ	Output	The Debug Request pin stops the target processor and puts it into debug state. DBGREQ is rarely used by current systems and is usually pulled LOW on the target.
DBGACK	Input	The Debug Acknowledge pin notifies DSTREAM that a debug request has been received and the target processor is now in debug state. DBGACK is rarely used by current systems and is usually pulled LOW on the target.
SWDIO (SWD mode)	Input/ Output	The Serial Wire Data I/O pin sends and receives serial data to and from the target during debugging. You are advised to series terminate SWDIO close to the target processor.
SWCLK (SWD mode)	Output	The Serial Wire Clock pin clocks data into and out of the target during debugging.
SWO (SWD mode)	Input	The Serial Wire Output pin provides trace data to DSTREAM. You are advised to series terminate SWO close to the target processor. SWO is configurable to be captured on pin 6 or 14.
TraceD[0-3]	Input	The Trace Data [0-3] pins provide DSTREAM with TPIU continuous mode trace data from the target. You are advised to series terminate these signals close to the target processor.
TRACECLK (Trace mode)	Input	The Trace Clock pin provides DSTREAM with the clock signal necessary to sample the trace data signals. You are advised to series terminate TRACECLK close to the target processor.
VTREF	Input	The Voltage Target Reference pin supplies DSTREAM with the debug rail voltage of the target to match its I/O logic levels. VTREF can be tied HIGH on the target. If VTREF is pulled HIGH by a resistor, its value must be no greater than 100Ω.
GND	-	Ground.
KEY	-	This pin must not be present on the target connector.

2.9 The MIPI 34 connector pinouts and interface signals

This describes the MIPI 34 connector.

This section contains the following subsections:

- [2.9.1 About the MIPI 34 connector on page 2-45.](#)
- [2.9.2 MIPI 34 pinouts on page 2-46.](#)
- [2.9.3 MIPI 34 interface signals on page 2-47.](#)

2.9.1 About the MIPI 34 connector

You can use the MIPI 34 connector in either standard JTAG (IEEE 1149.1) mode or *Serial Wire Debug* (SWD) mode. It can also capture up to 4-bits of parallel trace in *Trace Port Interface Unit* (TPIU) continuous mode.

This connector supports separate voltage domains for the debug and trace signals. It is therefore necessary to supply the appropriate voltages to both of the **VTREF** pins.

The following figure shows the MIPI 34 connector pinout:




Figure 2-11 MIPI 34 connector pinout

————— **Note** —————

A polarizing key is fitted only at the target end of the cable.

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

- [2.2 Target connectors supported by DSTREAM on page 2-28.](#)
- [2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)
- [2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)
- [2.9.2 MIPI 34 pinouts on page 2-46.](#)
- [2.9.3 MIPI 34 interface signals on page 2-47.](#)

Related information

[ETMv1 and ETMv3 architecture pinouts.](#)

2.9.2 MIPI 34 pinouts

The table shows the MIPI 34 pinouts as used on the target board.

Table 2-16 MIPI 34 interface pinout table

Pin	Signal name	I/O diagram	Voltage domain
1	VTREF	G	A
2	TMS/SWDIO	B	A
3	GND	H	NA
4	TCK/SWCLK	B	A
5	GND	H	NA
6	TDO/SWO	A	A
7	KEY (NC)	NA	NA
8	TDI	B	A
9	GND	H	NA
10	nSRST	E	A
11	NC	I	NA
12	RTCK	A	A
13	NC	I	NA
14	TRST_PD	D	A
15	GND	H	NA
16	nTRST	D	A
17	GND	H	NA
18	DBGREQ	B	A
19	GND	H	NA
20	DBGACK	A	A
21	GND	H	NA
22	TRACECLK	A	B
23	GND	H	NA
24	TRACED0	A	B
25	GND	H	NA
26	TRACED1	A	B
27	GND	H	NA
28	TRACED2	A	B
29	GND	H	NA
30	TRACED3	A	B
31	GND	H	NA
32	TRACEEXT	C	B

Table 2-16 MIPI 34 interface pinout table (continued)

Pin	Signal name	I/O diagram	Voltage domain
33	GND	H	NA
34	VTREF	F	B

2.9.3 MIPI 34 interface signals

The table describes the signals on the MIPI 34 interface.

Table 2-17 MIPI 34 signals

Signal	I/O	Description
TDI	Output	The Test Data In pin provides serial data to the target during debugging. TDI can be pulled HIGH on the target.
TDO	Input	The Test Data Out pin receives serial data from the target during debugging. You are advised to series terminate TDO close to the target processor. TDO is typically pulled HIGH on the target.
TMS	Output	The Test Mode Select pin sets the state of the <i>Test Access Port</i> (TAP) controller on the target. TMS can be pulled HIGH on the target to keep the TAP controller inactive when not in use.
TCK	Output	The Test Clock pin clocks data into the TDI and TMS inputs of the target. TCK is typically pulled HIGH on the target.
RTCK	Input	The Return Test Clock pin echos the test clock signal back to DSTREAM for use with adaptive mode clocking. If RTCK is generated by the target processor, you are advised to series terminate it. RTCK can be pulled HIGH or LOW on the target when not in use.
nTRST	Output	The Test Reset pin resets the TAP controller of the processor to allow debugging to take place. nTRST is typically pulled HIGH on the target and pulled strong-LOW by DSTREAM to initiate a reset. The polarity and strength of nTRST is configurable.
TRST_PD	Output	The Test Reset (Pull-Down) pin resets the TAP controller of the processor to allow debugging to take place. TRST_PD is typically pulled LOW on the target (reset state) and pulled strong-HIGH by DSTREAM to enable debugging. The polarity and strength of TRST_PD is configurable.
nSRST	Input/ Output	The System Reset pin fully resets the target. This signal can be initiated by DSTREAM or by the target board (which is then detected by DSTREAM). nSRST is typically pulled HIGH on the target and pulled strong-LOW to initiate a reset. The polarity and strength of nSRST is configurable.
DBGRQ	Output	The Debug Request pin stops the target processor and puts it into debug state. DBGRQ is rarely used by current systems and is usually pulled LOW on the target.
DBGACK	Input	The Debug Acknowledge pin notifies DSTREAM that a debug request has been received and the target processor is now in debug state. DBGACK is rarely used by current systems and is usually pulled LOW on the target.
SWDIO (SWD mode)	Input/ Output	The Serial Wire Data I/O pin sends and receives serial data to and from the target during debugging. You are advised to series terminate SWDIO close to the target processor.
SWCLK (SWD mode)	Output	The Serial Wire Clock pin clocks data into and out of the target during debugging.
SWO (SWD mode)	Input	The Serial Wire Output pin provides trace data to DSTREAM. You are advised to series terminate SWO close to the target processor.
Traced[0-3]	Input	The Trace Data [0-3] pins provide DSTREAM with <i>Trace Port Interface Unit</i> (TPIU) continuous mode trace data from the target. You are advised to series terminate these signals close to the target processor.

Table 2-17 MIPI 34 signals (continued)

Signal	I/O	Description
TRACECLK	Input	The Trace Clock pin provides DSTREAM with the clock signal necessary to sample the trace data signals. You are advised to series terminate TRACECLK close to the target processor.
TRACEEXT	Input	The Trace Extension pin is a generic trace sideband pin. TRACEEXT is not currently supported by DSTREAM. TRACEEXT can be pulled high, low, or left unconnected on the target.
VTREF	Input	The Voltage Target Reference pin supplies DSTREAM with the debug rail voltage of the target to match its I/O logic levels. VTREF can be tied HIGH on the target. If VTREF is pulled HIGH by a resistor, its value must be no greater than 100Ω.
GND	-	Ground.
KEY	-	This pin must not be present on the target connector.

2.10 I/O diagrams for the DSTREAM probe connectors

The diagrams show the Pin I/O circuits for the debug and trace connectors on the DSTREAM probe.

Diagram A - Input

The input circuit diagram is shown in the following figure:




Figure 2-12 Input

Diagram B - Output

The output circuit diagram is shown in the following figure:




Figure 2-13 Output

Diagram C - Input/Output

The input/output circuit diagram is shown in the following figure:




Figure 2-14 Input/Output

Diagram D - Reset output

The reset output circuit diagram is shown in the following figure:




Figure 2-15 Reset output

Diagram E - Reset output with feedback

The reset output with feedback circuit diagram is shown in the following figure:




Figure 2-16 Reset output with feedback

Diagram F - VTRef input

The VTRef input circuit diagram is shown in the following figure:




Figure 2-17 VTRef input

Diagram G - VTRef input (decoupled)

The VTRef input (decoupled) circuit diagram is shown in the following figure:




Figure 2-18 VTRef input (decoupled)

Diagram H - Ground

The Ground circuit diagram is shown in the following figure:




Figure 2-19 Ground

Diagram I - AC Ground

The AC Ground circuit diagram is shown in the following figure:




Figure 2-20 AC Ground

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

[2.2 Target connectors supported by DSTREAM on page 2-28.](#)

[2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)

Related information

[ETMv1 and ETMv3 architecture pinouts.](#)

2.11 Voltage domains of the DSTREAM probe

The DSTREAM probe supports two separate voltage domains to work with debug and trace interfaces on differing voltage rails.

Voltage domain A is used by the following connectors:

- ARM JTAG 20.
- TI JTAG 14.
- ARM JTAG 14.
- CoreSight 10.
- CoreSight 20.
- MIPI 34.

Voltage domain B is used by the following connectors:

- Mictor 38.
- MIPI 34.

The MIPI 34 connector is the only one which supports both voltage domains, and is equipped with two VTREF pins to achieve the correct logic levels.

The VTREF A and VTREF B LEDs on the probe indicate when targets have been detected in the respective voltage domains.

Related concepts

[2.12 Series termination on page 2-52.](#)

Related references

[2.2 Target connectors supported by DSTREAM on page 2-28.](#)

2.12 Series termination

Series termination, or source termination, is a technique used in point-to-point signaling to ensure that no excessive overshoot or ringing occurs.

This is achieved by reducing the source voltage by approximately 50% close to the driver. When the signal reaches the end of the transmission line, the high impedance of the receiver causes a reflection which approximately doubles the signal back to its original amplitude. When the reflection returns to the series terminating resistor, the potential across the resistor drops to zero which prevents any more current from entering the transmission line. From the perspective of the receiver, this gives a perfect 100% logic transition without any overshoot or ringing.

ARM recommends that all outputs from the target system be simulated to ensure that a reliable signal is delivered to the DSTREAM probe. Some overshoot/undershoot is acceptable but it is recommended to keep this below ~0.5V. Beyond this point, the clamping diodes at the receivers will start to cause high transient currents which in turn cause increased crosstalk, radio emissions and target power usage.

The target signal impedance for use with DSTREAM is 50Ω.

The following table lists some typical series terminating resistor values for instances when the outputs cannot be simulated.

Table 2-18 Typical series terminating resistor values

Driver strength	Typical series terminator	
32mA	39Ω	Best signal integrity, highest speed
24mA	33Ω	
16mA	27Ω	
12mA	22Ω	
8mA	15Ω	
6mA	10Ω	Worst signal integrity, lowest speed

Some types of IC use “impedance matched” outputs to improve their signal integrity. This is usually achieved by using weaker drive transistors to slow down the edge transitions. This has the side effect of limiting the data throughput of the driver.

To achieve the highest data rates with the best signal integrity, it is recommended to use a strong and fast driver and appropriate series terminating resistor.

If it is determined that series terminating resistors are not required, it is recommended that 0Ω links be placed close to the driver as a fall-back option.

When series terminating multiple signals, it is common to use small quad resistor packages. This saves board space and reduces parasitic effects without much risk of placement or tombstoning issues during production.

Related references

[2.2 Target connectors supported by DSTREAM on page 2-28.](#)

[2.11 Voltage domains of the DSTREAM probe on page 2-51.](#)

Chapter 3

ARM DSTREAM User I/O Connections

This describes the additional input and output connections provided in DSTREAM.

It contains the following sections:

- [3.1 About the User I/O connector on page 3-54.](#)
- [3.2 User I/O pin connections on page 3-55.](#)

3.1 About the User I/O connector

The User *Input/Output* (I/O) connector is situated on an end panel of the DSTREAM unit.

The connector is a 10-way 2.54mm pitch *Insulation Displacement Connector* (IDC) header that mates with IDC sockets mounted on a ribbon cable, as shown in the following figure.




Figure 3-1 User I/O pin connections

———— **Warning** ————

You must establish a common ground between the DSTREAM unit and the target hardware before you connect any of the User I/O signals.

Related references

[3.2 User I/O pin connections on page 3-55.](#)

Related information

[The DSTREAM unit.](#)

3.2 User I/O pin connections

The table shows the User I/O pin connections.

Table 3-1 User I/O pin connections

Pin	Signal	I/O	Description
Pin 1	Output 1	Output	This is a user output bit. It operates at a 3.3V swing, with a 100Ω series resistance.
Pin 2	Output 2	Output	This is a user output bit. It operates at a 3.3V swing, with a 100Ω series resistance.
Pin 3	Output 3	Output	This is a user output bit. It operates at a 3.3V swing, with a 100Ω series resistance.
Pin 4	Output 4	Output	This is a user output bit. It operates at a 3.3V swing, with a 100Ω series resistance.
Pin 5	Output 5	Output	This is a user output bit. It operates at a 3.3V swing, with a 100Ω series resistance.
Pin 6	Input 1	Input	This is a user input bit. It has a 100K weak pull-up to the unit internal +3.3V supply, and requires a $V_{ih(min)}$ of 2.0V and a $V_{il(max)}$ of 0.8V. It can safely be driven by 5V logic levels, and has <i>Electro Static Discharge</i> (ESD) protection greater than the 2kV human body model. This pin is not currently supported.
Pin 7	Output 6	Output	This is a user output bit. It operates at a 3.3V swing, with a 100Ω series resistance.
Pin 8	Input 2	Input	This is a copy of the trigger input on the end panel of the DSTREAM unit. It has a 10kΩ weak pull-up to the unit internal +3.3V supply, and requires a $V_{ih(min)}$ of 2.0V and a $V_{il(max)}$ of 0.8V. It can safely be driven by 5V logic levels, and has ESD protection greater than the 2kV human body model. This pin is not currently supported.
Pin 9	+3.3V	Output	This is intended as a voltage reference for external circuitry and is current limited to approximately 50mA.
Pin 10	GND	-	-

Note

Input is not currently supported on the User I/O pin connections.

Chapter 4

Target Board Design for Tracing with ARM DSTREAM

This describes the properties of a target board that can be connected to the DSTREAM trace feature.

It contains the following sections:

- [4.1 Overview of high-speed design on page 4-57.](#)
- [4.2 PCB track impedance on page 4-58.](#)
- [4.3 Signal requirements on page 4-59.](#)
- [4.4 Probe modeling on page 4-60.](#)

4.1 Overview of high-speed design

Failure to observe high-speed design rules when designing a target system containing an ARM *Embedded Trace Macrocell* (ETM) trace port can result in incorrect trace data being captured. You must give serious consideration to high-speed signals when designing the target system.

The signals coming from an ETM trace port can have very fast rise and fall times, even at relatively low frequencies. For example, a signal with a rise time of 1 ns has an effective knee frequency of 500 MHz and a signal with a rise time of 500 ps has an effective knee frequency of 1 GHz ($f_{\text{knee}} = 0.5/\text{Tr}$).

Note

These principles apply to all of the trace port signals, but special care must be taken with **TRACECLK**.

You must make the following considerations for high-speed design:

Avoid stubs

Stubs are short pieces of track that tee off from the main track carrying the signal to, for example, a test point or a connection to an intermediate device. Stubs cause impedance discontinuities that affect signal quality and must be avoided.

Special care must therefore be taken when ETM signals are multiplexed with other pin functions and where the PCB is designed to support both functions with differing tracking requirements.

Minimize signal skew (balancing PCB track lengths)

You must attempt to match the lengths of the PCB tracks carrying the trace port signals from the ASIC to the Mictor connector to within approximately 0.5 inches (12.5 mm) of each other. Any greater differences directly impact the setup and hold time requirements.

Minimize crosstalk

Normal high-speed design rules must be observed. For example, do not run dynamic signals parallel to each other for any significant distance, keep them spaced well apart, and use a ground plane and so forth. Particular attention must be paid to the **TRACECLK** signal. If in any doubt, place grounds or static signals between the **TRACECLK** and any other dynamic signals.

Use impedance matching and termination

All PCB tracks carrying trace port signals must be impedance matched to approximately 50 Ω. Series termination is highly recommended on all high-speed signals.

Related concepts

[2.12 Series termination on page 2-52.](#)

[4.4 Probe modeling on page 4-60.](#)

Related references

[4.2 PCB track impedance on page 4-58.](#)

[4.3 Signal requirements on page 4-59.](#)

4.2 PCB track impedance

You can calculate the PCB track impedance using the microstrip impedance formula.

$$\text{Impedance} = \frac{87}{\sqrt{(E_r + 1.41)}} \ln \left[\frac{5.98h}{(0.81w + t)} \right] \Omega$$

where:

- h** Height above ground plane (inches)
- w** Trace width (inches), and $0.1 < w/h < 2$
- t** Trace thickness (inches)
- E_r** Relative permittivity of processor/prepreg, and $1 < E_r < 15$

This PCB track impedance formula applies only to microstrips (track on outer layer over a ground plane).

The dimensions h, w, and t are shown in the following figure.




Figure 4-1 Track impedance

As an example, the following track (in microstrip form) has an impedance of 51.96Ω:

- h** 0.005 inch height above ground
- w** 0.007 inch width track
- t** 0.0014 inch thickness (1 oz. finished weight)
- E_r** 4.5 (FR4 laminate)

————— **Note** —————

As the track width increases, the impedance decreases.

Related concepts

- [2.12 Series termination on page 2-52.](#)
- [4.1 Overview of high-speed design on page 4-57.](#)
- [4.4 Probe modeling on page 4-60.](#)

Related references

- [4.3 Signal requirements on page 4-59.](#)

4.3 Signal requirements

This describes the data setup and hold requirements and switching thresholds for ARM DSTREAM.

Data setup and hold

The following figure and table show the setup and hold timing of the trace signals with respect to TRACECLK.




Figure 4-2 Data waveforms

Table 4-1 Data setup and hold

Parameter	DSTREAM	Description
Tsh (min)	0.75ns	Data setup high
Thh (min)	0.75ns	Data hold high
Tsl (min)	0.75ns	Data setup low
Thl (min)	0.75ns	Data hold low

Note

DSTREAM supports DDR clocking mode. Data is output on each edge of the TRACECLK signal and TRACECLK (max) <= 300MHz.

Switching Thresholds

The DSTREAM probe senses the target signaling reference voltage (VTref) and automatically adjusts its switching thresholds to VTref/2. For example, on a 3.3 volt target system, the switching thresholds are set to 1.65 volts.

Related concepts

[2.1.3 About trace signals](#) on page 2-26.

[2.12 Series termination](#) on page 2-52.

[4.1 Overview of high-speed design](#) on page 4-57.

[4.4 Probe modeling](#) on page 4-60.

Related references

[4.2 PCB track impedance](#) on page 4-58.

4.4 Probe modeling

For trace bit rates of 0-600Mbps, basic signal integrity can be established using simplified modeling. The bulk of the transmission line model consists of the cable being used between the probe and target.

The Mictor cable is made using micro-coax and can be modeled as a 50 Ω transmission line with a 1.5ns propagation delay and 0.6 Ω DC resistance. The connectors at either end can be modeled as a 0.3pF capacitance to ground.

The CoreSight/MIPI cables are made using 0.635mm pitch ribbon and can be modeled as a 66 Ω transmission line with a 1.5ns propagation delay and 0.4 Ω DC resistance. The connectors at either end can be modeled as a 0.5pF capacitance to ground.

The JTAG 20 and JTAG 14 cables are made using 1.27mm pitch ribbon and can be modeled as a 100 Ω transmission line with a 1.5ns propagation delay and 0.1 Ω DC resistance. The connectors at either end can be modeled as a 1.0pF capacitance to ground.

The circuit at the probe end of the transmission line can be modeled using the following primitives:

- All resistors can be modeled as their ideal resistance values with minimum/zero parasitics.
- All capacitors can be modeled as their ideal capacitance values with minimum/zero parasitics.
- Input comparators can be modeled using the Spartan 3 SSTLx_I model. The switching threshold can be assumed to be half of the VTref voltage as supplied by the target and data can be assumed to be valid when it is 100mV above or below this threshold.
- Output drivers can be modeled using the Spartan 3 LVCMOS Fast 16mA model. The model voltage must be chosen to match the target system voltage.

All other parasitics and traces within the probe are negligible for most practical purposes.

You are strongly advised to use series termination on all target outputs to achieve good signal integrity.

Related concepts

[2.12 Series termination on page 2-52.](#)

[4.1 Overview of high-speed design on page 4-57.](#)

Related references

[2.10 I/O diagrams for the DSTREAM probe connectors on page 2-49.](#)

[4.2 PCB track impedance on page 4-58.](#)

[4.3 Signal requirements on page 4-59.](#)

Related information

[ARM tools and models.](#)

[Xilinx.](#)