ARM946E-S (Rev0)
System-on-Chip DSP enhanced processor
Product Overview
1 ARM946E-S™

The ARM946E-S™ is a synthesizable macrocell combining an ARM9E-S™ processor core with instruction and data caches, tightly-coupled instruction and data SRAM memory with protection units, write buffer, and an AMBA™ (Advanced Microprocessor Bus Architecture) AHB (Advanced High-performance Bus) interface. It is a member of the ARM9E-S Thumb® family of high-performance 32-bit System-on-Chip (SoC) processors, and it is well suited to a wide range of embedded applications. The size of the instruction and data cache, and the instruction and data SRAM is individually configurable allowing you to tailor hardware to the embedded application. The ARM946E-S provides a complete high-performance processor solution, offering considerable savings in chip complexity and area, chip system design, power consumption, and time-to-market.
1.1 Applications

- Embedded applications running an RTOS
- Mass storage - HDD & DVD
- Speech coders
- Networking applications - G.723.1 for voice-over IP
- Automotive control
  - Cruise control, ABS, etc.
  - Hands-free interfaces
- Modems and soft-modems
- Audio decoding
  - Dolby AC3 digital
  - MPEG MP3 audio
- Speech recognition and synthesis.

1.2 Benefits

- System-on-Chip ready, allowing rapid integration with short time-to-market
- ARM946E-S provides a single chip DSP and microcontroller solution
- Reduced die size and chip complexity
- Fast interrupt response
- Reduced programming complexity - no need to partition DSP and control code
- No duplication in on-chip memory system, busing, debug, and trace resources.

1.3 Compatible with ARM7™ and StrongARM®

The ARM946E-S™ processor is backwards compatible with the ARM7 Thumb Family and the StrongARM processor families, giving designers software-compatible processors with a range of price/performance points from 60 MIPS to 400 MIPS. Support for the ARM® architecture today includes:

- EPOC, JavaOS
- Linux operating systems & WindowsCE
- 40-plus Real Time Operating Systems
- Co-simulation tools from leading EDA vendors
- Industry supported third-party software development tools.

1.4 DSP enhancements

The ARM946E-S processor core offers the full advantage of the enhanced DSP capability of the ARM9E-S processor core. The ARM9E-S processor core executes an extended ARM5vT instruction set which includes new multiplier and saturating
arithmetic functions. Multiply instructions are processed faster using a single-cycle 32x16 implementation. There are 32x16 and 16x16 multiply instructions, and the pipeline allows one multiply to start each cycle. New saturating arithmetic improves efficiency by automatically selecting saturated behavior during execution. Saturating arithmetic is used to set limits on signal processing calculations to minimize the effect of noise or signal errors. All of these instructions are beneficial for algorithms such as those which implement GSM protocols, Fast Fourier Transforms (FFT) and state space servo control for HDDs.

1.5 ARM946E-S™ processor

The ARM946E-S™ processor uses the ARM9E-S™ synthesizable macrocell. This macrocell combines the ARM9™ processor core with the powerful features and instruction set extensions which assist DSP applications. The architecture of the processor core or integer unit, is described in more detail on page 15.

1.6 System controller

The system controller oversees the interaction between the Instruction Cache, Instruction RAM, Data Cache, Data RAM, and the Bus Interface Unit. It controls internal arbitration between the blocks and stalls appropriate blocks when required.

The system controller arbitrates between instruction and data access to schedule single or simultaneous requests to the cache controllers and the Bus Interface Unit. The system controller receives acknowledgement from each resource to allow execution to continue.

1.7 Control coprocessor (CP15)

The CP15 allows configuration of both the caches and the tightly coupled SRAMs, the write buffer, and other ARM946E-S functions.

Several registers within CP15 are available for program control, providing access to features such as:

- big or little-endian operation
- low power state
- memory partitioning and protection
- full memory BIST (Built-in Self Test).
1.8 Protection unit

The protection unit allows memory to be partitioned and individual attributes set for each protection region. Both the instruction and data address space can be divided into eight regions of variable size.

![Protection unit block diagram]

The protection attributes for each region can specify the properties of cachable, bufferable, user access, supervisor access, etc. The protection unit is programmed from the CP15 registers.

1.9 Caches

Two caches are implemented, one for instructions, the other for data, both with an eight-word line size. Each cache is constructed from SRAM. The caches connect to the ARM9E-S processor core through 32-bit buses, to allow one instruction to be passed into the instruction prefetch unit every cycle, and to allow load and store multiple instructions to transfer one register every cycle.
1.10 Cache lock-down

Cache lock-down is provided to allow critical code sequences to be locked into the cache to ensure predictability for real-time code. The cache replacement algorithm can be selected by the operating system as either pseudo random or round-robin. Both caches are four-way set-associative. Lock down operates on a per-set basis.

1.11 Cache features

ARM946E-S instruction and data cache sizes can be selected independently from the following range of cache sizes:
- 0KB
- 4KB
- 8KB
- 16KB
- 32KB
- 64KB
- 128KB
- 256KB
- 512KB
- 1MB.

The caches are four-way set associative, with a cache line length of eight words. Cache entries are allocated on a read miss basis.

1.12 Write buffer

ARM946E-S™ also incorporates a 16-entry write buffer, to avoid stalling the processor when writes to external memory are performed.

1.13 Tightly Coupled Memory

ARM946E-S supports SRAM for the Tightly Coupled Memory (TCM).

The minimum size, when TCM is present, is 4KB incrementing in powers of 2 (e.g. 8KB, 16KB) up to 1MB. Therefore, the instruction and data SRAM memories can have unique sizes from 0KB to 1MB.

The memory is capable of returning data to the ARM9E-S core in a single cycle.
2 The ARM v5T Architecture

2.1 Registers

The ARM9E-S™ processor core consists of a 32-bit datapath and associated control logic. That datapath contains 31 general-purpose registers, coupled to a full shifter, Arithmetic Logic Unit, and multiplier. At any one time 16 registers are visible to the user. The remainder are synonyms used to speed up exception processing. Register 15 is the Program Counter (PC) and can be used in all instructions to reference data relative to the current instruction. R14 holds the return address after a subroutine call. R13 is used (by software convention) as a stack pointer.

2.2 Modes and exception handling

All exceptions have banked registers for R14 and R13. After an exception, R14 holds the return address for exception processing. This address is used both to return after the exception is processed and to address the instruction that caused the exception. R13 is banked across exception modes to provide each exception handler with a private stack pointer. The fast interrupt mode also banks registers eight to 12 so that interrupt processing can begin without the need to save or restore these registers. A seventh processing mode, System mode, does not have any banked registers. It uses the User mode registers. System mode runs tasks that require a privileged processor mode and allows them to invoke all classes of exceptions.

2.3 Status registers

All other processor states are held in status registers. The current operating processor status is in the Current Program Status Register (CPSR). The CPSR holds:

- four ALU flags (Negative, Zero, Carry, and Overflow),
- two interrupt disable bits (one for each type of interrupt),
- a bit to indicate ARM or Thumb execution,
- and five bits to encode the current processor mode.

All five exception modes also have a Saved Program Status Register (SPSR) which holds the CPSR of the task immediately before the exception occurred.
2.4 Exception types

ARM9E-S supports five types of exception, and a privileged processing mode for each type. The types of exceptions are:

- fast interrupt (FIQ)
- normal interrupt (IRQ)
- memory aborts (used to implement memory protection or virtual memory)
- attempted execution of an undefined instruction
- software interrupts (SWIs).

2.5 Conditional execution

All ARM instructions (with the exception of BLX) are conditionally executed. Instructions optionally update the four condition code flags (Negative, Zero, Carry, and Overflow) according to their result. Subsequent instructions are conditionally executed according to the status of flags. Fifteen conditions are implemented.

2.6 Four classes of instructions

The ARM and Thumb instruction sets can be divided into four broad classes of instruction:

- data processing instructions
- load and store instructions
- branch instructions
- coprocessor instructions.

2.7 Data processing

The data processing instructions operate on data held in general purpose registers. Of the two source operands, one is always a register. The other has two basic forms:

- an immediate value
- a register value optionally shifted.

If the operand is a shifted register the shift amount might have an immediate value or the value of another register. Four types of shift can be specified. Most data processing instructions can perform a shift followed by a logical or arithmetic operation. Multiply instructions come in two classes:

- normal - 32-bit result
- long - 32-bit result variants.

Both types of multiply instruction can optionally perform an accumulate operation.
2.8 Load and store

The second class of instruction is load and store instructions. These instructions come in two main types:

- load or store the value of a single register
- load and store multiple register values.

Load and store single register instructions can transfer a 32-bit word, a 16-bit halfword and an eight-bit byte between memory and a register. Byte and halfword loads may be automatically zero extended or sign extended as they are loaded. Swap instructions perform an atomic load and store as a synchronization primitive.

2.9 Addressing modes

Load and store instructions have three primary addressing modes

- offset
- pre-indexed
- post-indexed.

They are formed by adding or subtracting an immediate or register-based offset to or from a base register. Register-based offsets can also be scaled with shift operations. Pre-indexed and post-indexed addressing modes update the base register with the base plus offset calculation. As the PC is a general purpose register, a 32-bit value can be loaded directly into the PC to perform a jump to any address in the 4GB memory space.

2.10 Block transfers

Load and store multiple instructions perform a block transfer of any number of the general purpose registers to or from memory. Four addressing modes are provided:

- pre-increment addressing
- post-increment addressing
- pre-decrement addressing
- post-decrement addressing.

The base address is specified by a register value (which can be optionally updated after the transfer). As the subroutine return address and the PC values are in general purpose registers, very efficient subroutine calls can be constructed.

2.11 Branch

As well as allowing any data processing or load instruction to change control flow (by writing the PC) a standard branch instruction is provided with 24-bit signed offset, allowing forward and backward branches of up to 32MB.
2.12 Branch with Link

There is a Branch with Link (BL) which allows efficient subroutine calls. BL preserves the address of the instruction after the branch in R14 (the Link Register or LR). This allows a move instruction to put the LR into the PC and return to the instruction after the branch.

The third type of branch (BX and BLX) switches between ARM and Thumb instruction sets optionally with the return address preserving link option.

2.13 Coprocessor

There are three types of coprocessor instructions:

- coprocessor data processing - instructions are used to invoke a coprocessor specific internal operation.
- coprocessor register transfer - instructions allow a coprocessor value (word or double word) to be transferred to or from an ARM register.
- coprocessor data transfer - instructions transfer coprocessor data to or from memory, where the ARM calculates the address of the transfer.
### 2.14 The V5T ARM Instruction Set including DSP extensions

**Table 1 V5TE ARM Instruction Set including DSP extensions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation</th>
<th>Mnemonic</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV</td>
<td>Move</td>
<td>MVN</td>
<td>Move Not</td>
</tr>
<tr>
<td>QADD</td>
<td>Saturated add</td>
<td>QDADD</td>
<td>Saturated add with double</td>
</tr>
<tr>
<td>QSUB</td>
<td>Saturated subtract</td>
<td>QDSUB</td>
<td>Saturated subtract with double</td>
</tr>
<tr>
<td>RSB</td>
<td>Reverse Subtract</td>
<td>RSC</td>
<td>Reverse Subtract with Carry</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>CMN</td>
<td>Compare Negated</td>
</tr>
<tr>
<td>TST</td>
<td>Test</td>
<td>TEQ</td>
<td>Test Equivalence</td>
</tr>
<tr>
<td>AND</td>
<td>Logical AND</td>
<td>BIC</td>
<td>Bit Clear</td>
</tr>
<tr>
<td>EOR</td>
<td>Logical Exclusive OR</td>
<td>ORR</td>
<td>Logical (inclusive) OR</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply</td>
<td>MLA</td>
<td>Multiply Accumulate</td>
</tr>
<tr>
<td>SMULL</td>
<td>Sign Long Multiply</td>
<td>SMLAL</td>
<td>Signed Long Multiply Accumulate</td>
</tr>
<tr>
<td>UMULL</td>
<td>Unsigned Long Multiply</td>
<td>UMLAL</td>
<td>Unsigned Long Multiply Accumulate</td>
</tr>
<tr>
<td>CLZ</td>
<td>Count Leading Zeroes</td>
<td>BKPT</td>
<td>Breakpoint</td>
</tr>
<tr>
<td>MRS</td>
<td>Move From Status Register</td>
<td>MSR</td>
<td>Move to Status Register</td>
</tr>
<tr>
<td>B</td>
<td>Branch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BL</td>
<td>Branch and Link</td>
<td>BLX</td>
<td>Branch and Link and Exchange</td>
</tr>
<tr>
<td>BX</td>
<td>Branch and Exchange</td>
<td>SWI</td>
<td>Software Interrupt</td>
</tr>
<tr>
<td>LDR</td>
<td>Load Word</td>
<td>STR</td>
<td>Store Word</td>
</tr>
<tr>
<td>LDRH</td>
<td>Load Halfword</td>
<td>STRH</td>
<td>Store Halfword</td>
</tr>
<tr>
<td>LDRB</td>
<td>Load Byte</td>
<td>STRB</td>
<td>Store Byte</td>
</tr>
<tr>
<td>LDRSH</td>
<td>Load Signed Halfword</td>
<td>LDRSB</td>
<td>Load Signed Byte</td>
</tr>
<tr>
<td>LDMIA</td>
<td>Load Multiple</td>
<td>STMIA</td>
<td>Store Multiple</td>
</tr>
<tr>
<td>SWP</td>
<td>Swap Word</td>
<td>SWPB</td>
<td>Swap Byte</td>
</tr>
</tbody>
</table>
Table 1 V5TE ARM Instruction Set including DSP extensions (continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation</th>
<th>Mnemonic</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDP</td>
<td>Coprocessor Data Processing</td>
<td>MRC</td>
<td>Move From Coprocessor</td>
</tr>
<tr>
<td>MRC</td>
<td>Move From Coprocessor</td>
<td>MCR</td>
<td>Move to Coprocessor</td>
</tr>
<tr>
<td>LDC</td>
<td>Load To Coprocessor</td>
<td>STC</td>
<td>Store From Coprocessor</td>
</tr>
</tbody>
</table>
## 2.15 The Thumb Instruction Set

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation</th>
<th>Mnemonic</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV</td>
<td>Move</td>
<td>MVN</td>
<td>Move Not</td>
</tr>
<tr>
<td>ADD</td>
<td>Add</td>
<td>ADC</td>
<td>Add with Carry</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract</td>
<td>SBC</td>
<td>Subtract with Carry</td>
</tr>
<tr>
<td>RSB</td>
<td>Reverse Subtract</td>
<td>RSC</td>
<td>Reverse Subtract with Carry</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>CMN</td>
<td>Compare Negated</td>
</tr>
<tr>
<td>TST</td>
<td>Test</td>
<td>NEG</td>
<td>Negate</td>
</tr>
<tr>
<td>AND</td>
<td>Logical AND</td>
<td>BIC</td>
<td>Bit Clear</td>
</tr>
<tr>
<td>EOR</td>
<td>Logical Exclusive OR</td>
<td>ORR</td>
<td>Logical (inclusive) OR</td>
</tr>
<tr>
<td>LSL</td>
<td>Logical Shift Left</td>
<td>LSR</td>
<td>Logical Shift Right</td>
</tr>
<tr>
<td>ASR</td>
<td>Arithmetic Shift Right</td>
<td>ROR</td>
<td>Rotate Right</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply</td>
<td>BKPT</td>
<td>Breakpoint</td>
</tr>
<tr>
<td>B</td>
<td>Unconditional Branch</td>
<td>Bcc</td>
<td>Conditional Branch</td>
</tr>
<tr>
<td>BL</td>
<td>Branch and Link</td>
<td>BLX</td>
<td>Branch and Link and Exchange</td>
</tr>
<tr>
<td>BX</td>
<td>Branch and Exchange</td>
<td>SWI</td>
<td>Software Interrupt</td>
</tr>
<tr>
<td>LDR</td>
<td>Load Word</td>
<td>STR</td>
<td>Store Word</td>
</tr>
<tr>
<td>LDRH</td>
<td>Load Halfword</td>
<td>STRH</td>
<td>Store Halfword</td>
</tr>
<tr>
<td>LDRB</td>
<td>Load Byte</td>
<td>STRB</td>
<td>Store Byte</td>
</tr>
<tr>
<td>LDRSH</td>
<td>Load Signed Halfword</td>
<td>LDRSB</td>
<td>Load Signed Byte</td>
</tr>
<tr>
<td>LDMIA</td>
<td>Load Multiple</td>
<td>STMIA</td>
<td>Store Multiple</td>
</tr>
<tr>
<td>PUSH</td>
<td>Push Registers to stack</td>
<td>POP</td>
<td>Pop Registers from stack</td>
</tr>
</tbody>
</table>
2.16 Modes and Registers

<table>
<thead>
<tr>
<th>User and System Mode</th>
<th>Supervisor Mode</th>
<th>Abort Mode</th>
<th>Undefined Mode</th>
<th>Interrupt Mode</th>
<th>Fast Interrupt Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>R0</td>
<td>R0</td>
<td>R0</td>
<td>R0</td>
<td>R0</td>
</tr>
<tr>
<td>R1</td>
<td>R1</td>
<td>R1</td>
<td>R1</td>
<td>R1</td>
<td>R1</td>
</tr>
<tr>
<td>R2</td>
<td>R2</td>
<td>R2</td>
<td>R2</td>
<td>R2</td>
<td>R2</td>
</tr>
<tr>
<td>R3</td>
<td>R3</td>
<td>R3</td>
<td>R3</td>
<td>R3</td>
<td>R3</td>
</tr>
<tr>
<td>R4</td>
<td>R4</td>
<td>R4</td>
<td>R4</td>
<td>R4</td>
<td>R4</td>
</tr>
<tr>
<td>R5</td>
<td>R5</td>
<td>R5</td>
<td>R5</td>
<td>R5</td>
<td>R5</td>
</tr>
<tr>
<td>R6</td>
<td>R6</td>
<td>R6</td>
<td>R6</td>
<td>R6</td>
<td>R6</td>
</tr>
<tr>
<td>R7</td>
<td>R7</td>
<td>R7</td>
<td>R7</td>
<td>R7</td>
<td>R7</td>
</tr>
<tr>
<td>R8</td>
<td>R8</td>
<td>R8</td>
<td>R8</td>
<td>R8</td>
<td>R8_FIQ</td>
</tr>
<tr>
<td>R9</td>
<td>R9</td>
<td>R9</td>
<td>R9</td>
<td>R9</td>
<td>R9_FIQ</td>
</tr>
<tr>
<td>R10</td>
<td>R10</td>
<td>R10</td>
<td>R10</td>
<td>R10</td>
<td>R10_FIQ</td>
</tr>
<tr>
<td>R11</td>
<td>R11</td>
<td>R11</td>
<td>R11</td>
<td>R11</td>
<td>R11_FIQ</td>
</tr>
<tr>
<td>R12</td>
<td>R12</td>
<td>R12</td>
<td>R12</td>
<td>R12</td>
<td>R12_FIQ</td>
</tr>
<tr>
<td>R13</td>
<td>R13_SVC</td>
<td>R13_ABORT</td>
<td>R13_UNDEF</td>
<td>R13_IRQ</td>
<td>R13_FIQ</td>
</tr>
<tr>
<td>R14</td>
<td>R14_SVC</td>
<td>R14_ABORT</td>
<td>R14_UNDEF</td>
<td>R14_IRQ</td>
<td>R14_FIQ</td>
</tr>
<tr>
<td>PC</td>
<td>PC</td>
<td>PC</td>
<td>PC</td>
<td>PC</td>
<td>PC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPSR</th>
<th>CPSR</th>
<th>CPSR</th>
<th>CPSR</th>
<th>CPSR</th>
<th>CPSR</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>SPSR_SVC</td>
<td>SPSR_ABORT</td>
<td>SPSR_UNDEF</td>
<td>SPSR_IRQ</td>
<td>SPSR_FIQ</td>
</tr>
</tbody>
</table>

Mode-specific banked registers
3  ARM9E-S

3.1  ARM9E-S™ processor core

The ARM9E-S processor core is an implementation of the ARM Instruction Set Architecture (ISA) Version 5T with enhanced DSP performance. ARMv5T is a superset of the ARMv4 ISA implemented by the StrongARM™ processors and the ARMv4T ISA implemented by the ARM7™ Thumb and ARM9™ Thumb Family processors.

3.2  Performance and code density

ARM9E-S executes two instruction sets:
- 32-bit ARM instruction set
- 16-bit Thumb instruction set.

The ARM instruction set allows a program to achieve maximum performance with the minimum number of instructions.

The majority of ARM9E-S instructions are executed in a single cycle. These are shown in the ARM9E-S instruction execution timing table on page 15. The table shows for each instruction class:
- Issues Cycles: Number of cycles in execute stage.
- Result Delay: Number of cycles after execute until data available.

Table 4 ARM9E-S instruction execution timing

<table>
<thead>
<tr>
<th>Instruction class</th>
<th>Issue Cycles</th>
<th>Result delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch</td>
<td>3</td>
<td>NA</td>
</tr>
<tr>
<td>Condition failed</td>
<td>1</td>
<td>NA</td>
</tr>
<tr>
<td>ALU instruction</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>ALU instruction with register specified shift</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>MOV PC, Rx</td>
<td>3</td>
<td>NA</td>
</tr>
<tr>
<td>ALU instruction dest = PC</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>MUL (flags modified)</td>
<td>4 to 5</td>
<td>0</td>
</tr>
</tbody>
</table>
Table 4 ARM9E-S instruction execution timing (continued)

<table>
<thead>
<tr>
<th>Instruction class</th>
<th>Issue Cycles</th>
<th>Result delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>MUL (flags unmodified)</td>
<td>1 to 3</td>
<td>1</td>
</tr>
<tr>
<td>MSR (flags only)</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>MSR (mode change)</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>MRS</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>LDR (loaded value)</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STR</td>
<td>1</td>
<td>NA</td>
</tr>
<tr>
<td>LDM</td>
<td>Number of words</td>
<td>0 (Not last register in list)</td>
</tr>
<tr>
<td>LDM</td>
<td>Number of words</td>
<td>1 (Last register in list)</td>
</tr>
<tr>
<td>STM</td>
<td>1</td>
<td>NA</td>
</tr>
<tr>
<td>SWP</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CDP</td>
<td>1</td>
<td>NA</td>
</tr>
<tr>
<td>MRC</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MCR</td>
<td>1</td>
<td>NA</td>
</tr>
<tr>
<td>LDC</td>
<td>Number of words</td>
<td>NA</td>
</tr>
<tr>
<td>STC</td>
<td>Number of words</td>
<td>NA</td>
</tr>
</tbody>
</table>

The simpler Thumb instruction set offers much increased code density for code that does not require maximum performance. Code can switch between the ARM and Thumb instruction sets on any procedure call.

3.3 ARM9E-S integer pipeline stages

The integer pipeline consists of five stages to maximize instruction throughput on ARM9E-S™:

- **F** Instruction Fetch
- **D** Instruction Decode and Register Read
- **E**
  - Execute Shift and ALU, or
  - Address Calculate, or
  - Multiply
- **M** Memory Access and Multiply
3.4 Pipelining

By overlapping the various stages of execution, ARM9E-S maximizes the clock rate achievable to execute each instruction. It delivers a throughput approaching one instruction per cycle.
3.5 **32-bit data buses**

ARM9E-S provides 32-bit data buses between the processor core and the instruction and data caches, and between coprocessors and the processor core. This allows ARM9E-S to achieve very high performance on many code sequences, especially those that require data movement in parallel with data processing.

3.6 **Coprocessors and pipelines**

The ARM9E-S coprocessor interface allows full independent processing in the ARM execution pipeline and supports up to 16 independent coprocessors.

3.7 **Debug features**

The ARM9E-S processor core also incorporates a sophisticated debug unit to allow both software tasks and external debug hardware to perform hardware and software breakpoint, single stepping, register and memory access. This functionality is made available to software as a coprocessor and is accessible from hardware via the JTAG port. Full-speed, real-time execution of the processor is maintained until a breakpoint is hit. At this point control is passed either to a software handler or to JTAG control.
4 System Design and Third Party Support

4.1 Embedded Trace Macrocell

The Embedded Trace Macrocell (ETM) monitors the ARM946E-S processor core address, data, and status signals and generates a compressed trace data stream of processor activity. The ETM provides non-intrusive real-time instruction trace by broadcasting compressed instruction addresses at branches. Data tracing is supported by broadcasting load and store operations. The unique triggering and data capabilities of the ETM means that complex events can be easily traced.

4.2 AMBA Bus Architecture

The ARM9 Thumb Family processors are designed for use with the AMBA multi-master on-chip bus architecture. AMBA includes an Advanced High-performance Bus (AHB) connecting processors and high-bandwidth peripherals and memory interfaces, and a low-power peripheral bus allowing a large number of low-bandwidth peripherals. The AHB is re-used to allow efficient production test of the ARM946E-S processor macrocell.

The ARM946E-S AHB implementation provides a 32-bit address bus and a 32-bit data bus for high-bandwidth data transfers made possible by on-chip memory and modern SDRAM and RAMBUS memories.

4.3 Everything you need

ARM provides a wide range of products and services to support its processor families, including software development tools, development boards, models, applications software, training, and consulting services.

The ARM Architecture today enjoys broad third party support. The ARM9 Thumb Family processors’ strong software compatibility with existing ARM families ensures that its users benefit immediately from existing support. ARM is working with its software, EDA, and semiconductor partners to extend this support to use new ARM9 Family features.
4.4 Current support

Support for the ARM Architecture today includes:

- Software toolkits available from ARM - ARM Developer Suite (ADS), Cygnus/GNU, Microtec, Greenhills, JavaSoft, MetaWare, and Windriver allowing software development in C, C++, Java, FORTRAN, Pascal, Ada, and assembler.

- ARM Developer Suite (ADS) includes:
  - Integrated development environment
  - C, C++, assembler, simulators and windowing source level debugger
  - Available on Windows95, WindowsNT, and Unix
  - ARM Multi-ICE™ JTAG interface
  - Allows EmbeddedICE software debug of ARM processor systems
  - integrates with the ADS.
  - ARMulator instruction-accurate software simulator.

- ARM and third party Development boards.

- Application software components: DSP, Speech and image compression, software modems, Chinese character input, network protocols, for example.

- Design Sign-off Models provide quality ASIC- simulation.

- 40+ Real Time Operating Systems including Windriver VxWorks, Sun Microsystems Chorus and JavaOS, Microtec VRTX, JMI, Embedded SystemProducts RTXC, and Integrated Systems pSOS.

- Major OS including Microsoft WindowsCE, PSION EPOC, NetBSD and Linux UNIX, Geoworks.

- Hardware/software co-simulation tools from leading EDA Vendors.

For more information, see www.arm.com
5 Contacting ARM

America

ARM INC.
750 University Avenue
Suite 150,
Los Gatos CA 95032
USA

Tel: +1-408-579-2209
Fax:+1-408-399-8854
Email: info@arm.com

Austin Design Center
ARM
1250 Capital of Texas Highway
Building 3, Suite 560
Austin
Texas 78746
USA

Tel: +1-512-327-9249
Fax:+1-512-314-1078
Email: info@arm.com

Boston
ARM
300 West Main St, Suite 215
Northborough
MA 01532
USA

Tel: +1-508-351-1670
Fax:+1-508-351-1668
Email: info@arm.com

England

ARM Ltd
110 Fulbourn Road
Cherry Hinton
Cambridgeshire
CB1 9Nj
England

Tel: +44 1223 400400
Fax:+44 1223 400410
Email: info@arm.com

France

ARM France
12, Avenue des Prés
BL 204 Montigny le Bretonneux
78059 Saint Quentin en Yvelines
Cedex
Paris
France

Tel: +33 1 30 79 05 10
Fax:+33 1 30 79 05 11
Email: info@arm.com

Germany

ARM Ltd
Otto Hahn Str. 13B
85521 Ottobrunn - Riemerling
Munich
Germany

Tel: +49-89-608-75545
Fax:+49-89-608-75599
Email: info@arm.com

Japan

ARM K.K.
Plustaria Building 4F
3-1-4 Shin-Yokohama
Kohoku-ku,
Yokohama-shi
Japan

Korean

ARM
Room #1115, Hyundai Building
9-4 Soonae-Dong, Boondang-Ku
Sungam, Kyunggi-Do
Korea 463-020

Tel: +82-342 712 8234
Fax:+82 432 713 8225
Email:info@arm.com

"ARM, Thumb, StrongARM, and ARM Powered are registered trademarks of ARM Limited."  
"ARM7, ARM9, ARM10, ARM7TDI, ARM9E-S, ARM946E-S, ARM9TDMI, EmbeddedICE, and AMBA are trademarks of ARM Limited.
All other brands or product names are the property of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product."